參數(shù)資料
型號: FMS7401LVN14
廠商: FAIRCHILD SEMICONDUCTOR CORP
元件分類: 微控制器/微處理器
英文描述: Digital Power Controller
中文描述: 8-BIT, EEPROM, 2.04 MHz, MICROCONTROLLER, PDIP14
封裝: PLASTIC, DIP-14
文件頁數(shù): 61/80頁
文件大?。?/td> 1535K
代理商: FMS7401LVN14
PRODUCT SPECIFICATION
FMS7401/7401L
REV. 1.0.2 6/23/04
61
The opcode must be shifted in after Vcc settles to its nominal voltage level and before the system reset sequence (T
RESET
) com-
pletes. Otherwise, the device will begin with its normal operation executing the instruction program residing in the code
EEPROM memory. If an external reset is applied by bringing the RESET pin low, the 10-bit opcode may be shifted once
RESET is released and before the system reset sequence completes.
12.2 Programming Protocol
Once the device is in programming mode, the programming protocol and commands may be issued. An externally controlled
4-wire interface consisting of a LOAD (G3) control, serial data SHIFT_IN (G4) input, serial data SHIFT_OUT (G2) output,
and CLOCK (G1) pins are used to access the internal memory and registers. Communication between the external programmer
and the FMS7401/7401L is performed through a 32-bit command and response word, as described in
Table 23
. The serial data
timing for the 4-wire interface is shown in
Figure 21
and the programming protocol is shown in
Figure 20
. In order to exit pro-
gramming mode, the device must be powered down or an external reset must be applied.
12.2.1 Byte Write Sequence
After the external programmer puts the FMS7401/7401L into programming mode, the LOAD pin must be set to Vcc before
serially shifting the first 32-bit command word using the SHIFT_IN and CLOCK signals. By definition, bit 31 of the command
word must be shifted first followed by all other bits. With each bit of the 32-bit write command word shifted, the device shifts
out a bit of the 32-bit response word from the previous command through the SHIFT_OUT pin. The external programmer may
sample SHIFT_OUT after T
ACCESS
from the rising edge of CLOCK. The serial response word sent immediately after entering
programming mode may contain indeterminate data.
After all 32 bits of the command word are shifted, the external programmer must set the LOAD signal to 0V and apply two
clock pulses to the CLOCK signal, as shown in
Figure 20
, to complete the program cycle. Once the LOAD signal is brought
low, the SHIFT_OUT pin acts as the handshaking signal between the device and external programmer hardware. When execut-
ing the write command, the device sets SHIFT_OUT low by the time the external programmer has issued the second rising
edge of CLOCK informing the external programmer that the memory write is in progress. The external programmer must wait
T
READY
for SHIFT_OUT to return high before returning the LOAD signal to Vcc to initiate the next command cycle.
12.2.2 Page Write Sequence
Page mode is a convenient and fast way to program the code EEPROM memory. In this mode, 16 bytes of data are written
using a single write command followed by a stream of data bytes. Only full pages can be written in page mode where the
address in the command word points to the beginning of a page.
4
After all 16 bytes of data has been shifted, the data will be
written at once speeding up the total write time by a factor of 16 compared to byte mode programming.
Figure 22
shows the
page mode programming protocol.
Page mode’s 32-bit write command word is similar to a byte write command except that bit 31 must be set to 1 in order to
enable page mode. The address in the page-write command word (bits 17 to 8) must select the page to program the 16 bytes of
data (the page address is a multiple of the page size: 0x000, 0x010, 0x020, etc.). The first byte of the page to program must be
placed in the last 8 bits of the page-write command word (bits 7 to 0). All other bytes in the page must immediately follow after
the initial page-write command has been entered.
The LOAD pin must be set to Vcc before serially shifting in the 32-bit page-write command word using the SHIFT_IN and
CLOCK signals. By definition, bit 31 of the command word must be shifted first followed by all other bits. After all 32 bits of
the command word are shifted, the external programmer must set the LOAD signal to 0V and apply two clock pulses to the
CLOCK signal to latch the first byte of the page in its temporary data buffer. The LOAD signal must be returned to Vcc in
order for the external programmer to shift the second byte of the page into the device (without repeating the command word).
Once all 8 bits of the byte are shifted, the LOAD signal must again be set to 0V followed by two clocks pulses of the CLOCK
signal in order to latch byte into its temporary data buffer. This process must be repeated until all 16 bytes are loaded into their
data buffers.
While the 16
th
byte of data is being latched, the actual write to the code EEPROM page, selected by the address in the 32-bit
page-write command word, occurs. Once the LOAD signal is brought low, the SHIFT_OUT pin acts as the handshaking signal
相關(guān)PDF資料
PDF描述
FMS7G10US60S SWTCH ROLLER SPDT 20A SCRW TERM
FMS7G10US60 SWTCH ROLLER SPDT 20A SOLD TERM
FMS7G15US60S SWTCH LEVER SPDT 20A SCREW TERM
FMS7G15US60 SWTCH ROLLER SPDT 20A SCRW TERM
FMS7G20US60S Compact & Complex Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FMS7401LVN14_Q 功能描述:8位微控制器 -MCU Int Controller for Ballast RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
FMS75X6 功能描述:MAGENTIC STRIP .75" X 6' RoHS:否 類別:線纜,導(dǎo)線 - 管理 >> 線槽,走線系統(tǒng) - 附件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PANDUCT® 附件類型:蓋 - 線管 適用于相關(guān)產(chǎn)品:Panduit 導(dǎo)管 H 型 高度:- 寬:4"(101.6mm) 長度:36.0"(914.4mm) 顏色:黑 其它名稱:298-HC4BL36
FMS7857MTD 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver
FMS7857MTDT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ten Distributed-Output Clock Driver
FMS7950KWC 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Fairchild Semiconductor Corporation 功能描述: