參數(shù)資料
型號(hào)： FUSB2805MLX
廠商： Fairchild Semiconductor
文件頁(yè)數(shù)： 18/49頁(yè)
文件大?。?/td> 0K
描述： TXRX USB2.0 HS OTG ULPI 32MLP
標(biāo)準(zhǔn)包裝： 1
系列： *
其它名稱(chēng)： FUSB2805MLXFSDKR
2008 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FUSB2805 Rev. 1.0.3
25
F
USB2
8
0
5
—
USB2
.0
High
-S
pee
d
OTG
Tra
nsc
e
iv
e
rw
ith
UL
P
I
Inter
fac
e
USB High-Speed Detection Handshake (Chirp)
The sequence for detection includes the USB reset and
the HS detection handshake (
“chirp”) and includes the
following sequence of events:
1.
USB Reset - The host detects the peripheral
attachment (LS if DM is HIGH; FS if DP is HIGH). If
LS is detected, the host does not continue with the
following sequence of events. If a FS peripheral is
detected, it resets the peripheral by writing to
FUNC_CTRL and setting XCVRSELECT[1:0]=00b
(high speed) and TERMSELECT=0b that drives a
SE0 on the bus (DP and DM connected to GND
through
45
Ω).
The
host
also
sets
OPMODE[1:0]=10b for correct chirp transmit and
receive. The start of SE0 is defined as T0 time. The
peripheral FUSB2805 asserts DIR and informs the
link of the LINESTATE change using an RXCMD.
Note:
16. The host must also take into account, when
receiving chirp signaling, the high-speed
differential receiver output so as not to see
false bus activity.
2.
Peripheral Chirp Response - After detecting the
SE0 for no less than 2.5 s; if HS capable, the
peripheral
sets
XCVRSELECT[1:0]=10b
and
OPMODE[1:0]=10b, then sends immediately after a
TXCMD
(NOPID)
command.
This
means
a
transmission of a chirp-K for no less than 1ms and
ending no more than 7 ms after the reset time, T0.
If the peripheral is in low-power mode, it must wake
up the clock within 5.6 ms, leaving 200 s for the
link to start transmitting the chirp-K and 1.2 ms for
the chirp-K to complete (based on worst-case 10%
slow clock).
3.
Host Chirp Response
– If the host does not detect
the peripheral chirp, it must continue asserting SE0
until the end of reset. If the peripheral chirp
response is detected by the host for a period no
less than 2.5 s, then no more than 100 s after
the
bus
leaves
chirp-K,
the
host
sends
a
TXCMD(NOPID) with an alternating sequence of
chirp-Ks and chirp-Js. Each chirp-K or chirp-J must
last no less than 40 s and no longer than 60 s.
4.
High-Speed Idle Response
– The peripheral must
detect a minimum of chirp K-J-K-J-K-J, with each
chirp detection being for at least 2.5 s. The
peripheral
sets
TERMSELECT=0b
and
OPMODE[1:0]=00b after seeing the minimum chirp
sequence. The peripheral is in high-speed mode
and detects the !squelch (LINESTATE=01b). When
the peripheral detects squelch (LINESTATE=10b),
it recognizes that the host has completed chirp and
waits for HS USB traffic to begin. After transmitting
the
chirp
sequence,
the
host
changes
OPMODE[1:0]=00b and begins sending packets.
Figure 14 shows the USB reset and HS chirp sequence.
Refer to ULPI Rev. 1.1 specification, section 3.8.5.1 for
details on HS detection timing.
相關(guān)PDF資料
PDF描述
FXLA2203UMX TRANSLATOR LEVEL DUAL 24UMLP
GAL16V8D-15LJN SPLD 62.5MHZ EECMOS 20 PLCC
GAL18V10B-20LP IC GAL 10OUT MACROCELL 7.5NS 20
GAL22V10D-25LJ IC SPLD 3.3V 28-PLCC
GH65C11-C-PD OPTO ENCODER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FUSCA REF BOARD 制造商:TDK 功能描述:REFERENCE BOARD FUSCA 2.4GHZ
FUSCAREFBOARD 制造商:Antenova 功能描述:Reference Board Fusca 2.4GHz
FUSE 功能描述:保險(xiǎn)絲 Fuse, Fiber 20A 600V Lot Qty 5 RoHS:否 制造商:Littelfuse 產(chǎn)品:Surface Mount Fuses 電流額定值:0.5 A 電壓額定值:600 V 保險(xiǎn)絲類(lèi)型:Fast Acting 保險(xiǎn)絲大小/組:Nano 尺寸:12.1 mm L x 4.5 mm W 安裝風(fēng)格: 端接類(lèi)型:SMD/SMT 系列:485
FUSE 25A ATC 制造商:American Technical Ceramics Corp 功能描述: 制造商:ATC 功能描述:
FUSE KIT D 制造商:COOPER BUSSMANN 功能描述:BUSSMANN FUSE KIT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*