- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370792 > HYB39S256800 (SIEMENS AG) 256 MBit Synchronous DRAM(256M位同步動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | HYB39S256800 |
| 廠商： | SIEMENS AG |
| 英文描述： | 256 MBit Synchronous DRAM(256M位同步動態(tài)RAM) |
| 中文描述： | 256兆比特同步DRAM（256M位同步動態(tài)RAM）的 |
| 文件頁數(shù)： | 8/46頁 |
| 文件大?。?/td> | 594K |
| 代理商： | HYB39S256800 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
INFINEON Technologies
8
HYB39S256400/800/160T
256MBit Synchronous DRAM
Operation Definition
All of SDRAM operations are defined by states of control signals CS, RAS, CAS, WE, and DQM at
the positive edge of the clock. The following list shows the truth table for the operation commands.
Note:
1. V = Valid, x = Don’t Care, L = Low Level, H = High Level
2. CKEn signal is input level when commands are provided, CKEn-1 signal is input level one clock before
the commands are provided.
3. This is the state of the banks designated by BA0, BA1 signals.
4. Device state is Full Page Burst operation, which is not supported on this device.
5. Power Down Mode can not entry in the burst cycle. When this command assert in the burst mode cycle
device is clock suspend mode.
Operation
Device
State
Idle
3
CKE
n-1
CKE
n
DQM
BS0
BS1
AP=
A10
Addr
.
CS
RAS
CAS
WE
Bank Active
H
X
X
V
V
V
L
L
H
H
Bank Precharge
Any
H
X
X
V
L
X
L
L
H
L
Precharge All
Any
Active
3
Active
3
Active
3
Active
3
H
X
X
X
H
X
L
L
H
L
Write
H
X
X
V
L
V
L
H
L
L
Write with Autoprecharge
H
X
X
V
H
V
L
H
L
L
Read
H
X
X
V
L
V
L
H
L
H
Read with Autoprecharge
H
X
X
V
H
V
L
H
L
H
Mode Register Set
Idle
H
X
X
V
V
V
L
L
L
L
No Operation
Any
Active
4
H
X
X
X
X
X
L
H
H
H
Burst Stop
H
X
X
X
X
X
L
H
H
L
Device Deselect
Any
H
X
X
X
X
X
H
X
X
X
Auto Refresh
Idle
H
H
X
X
X
X
L
L
L
H
Self Refresh Entry
Idle
H
L
X
X
X
X
L
L
L
H
Self Refresh Exit
Idle
(Self
Refr.)
L
H
X
X
X
X
H
X
X
X
L
H
H
X
Clock Suspend Entry
Active
H
L
X
X
X
X
X
X
X
X
Power Down Entry
(Precharge or active
standby)
Idle
Active
5
H
L
X
X
X
X
H
X
X
X
L
H
H
X
Clock Suspend Exit
Active
L
H
X
X
X
X
X
X
X
X
Power Down Exit
Any
(Power
Down)
L
H
X
X
X
X
H
X
X
X
L
H
H
L
Data Write/Output Enable
Active
H
X
L
X
X
X
X
X
X
X
Data Write/Output Disable
Active
H
X
H
X
X
X
X
X
X
X
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HYB39S256400DC-6 | 256 MBit Synchronous DRAM |
| HYB39S256400DC-7 | 256 MBit Synchronous DRAM |
| HYB39S256400DC-75 | Polypropylene metallized tape wrap and epoxy filled - Snubber |
| HYB39S256400DC-8 | 256 MBit Synchronous DRAM |
| HYB39S256400DCL-7 | 256 MBit Synchronous DRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HYB39S256800AT-7.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
| HYB39S256800AT-8 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
| HYB39S256800AT-8A | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
| HYB39S256800AT-8B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 SDRAM |
| HYB39S256800CT-7.5 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:?256Mb (32M x 8) PC133 3-3-3? |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。