參數(shù)資料
型號(hào): IDTSSTE32882HLBAKG8
廠商: IDT, Integrated Device Technology Inc
文件頁(yè)數(shù): 19/73頁(yè)
文件大?。?/td> 0K
描述: IC REGISTERING CLK DRIVER 176BGA
標(biāo)準(zhǔn)包裝: 1
類型: 時(shí)鐘緩沖器/驅(qū)動(dòng)器,多路復(fù)用器
PLL:
主要目的: 存儲(chǔ)器,DDR3,RDIMM
輸入: CMOS
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 5:60
差分 - 輸入:輸出: 是/是
頻率 - 最大: 810MHz
電源電壓: 1.282 V ~ 1.575 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 176-TFBGA
供應(yīng)商設(shè)備封裝: 176-CABGA(13.5x8)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: 800-2597-6
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
26
SSTE32882HLB
7201/14
SSTE32882HLB
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE
Timing Requirements
Symbol
Parameter
Conditions
DDR3-800/
1066/1333
DDR3-1600
Unit
Min
Max
Min
Max
fCLOCK
Input Clock Frequency
Application Frequency1
1
All specified timing parameters apply.
300
670
300
810
MHz
fTEST
Input Clock Frequency
Test Frequency2
2
Timing parameters specified for frequency band 2 apply.
70
300
70
300
MHz
tCH/tCL
Pulse Duration, CK, CK HIGH or
LOW
0.4
tCK3
3
Clock cycle time.
tACT
Inputs active time before RESET is
taken HIGH4
4
This parameter is not necessarily production tested (see figure below).
DCKE0/1 = LOW and DCS[n:0] =
HIGH
88
tCK3
tMRD
Command word to command word
programming delay
Number of clock cycles between
two command programming
accesses
88
tCK3
tINDIS
Input Buffers disable time after
DCKE[1:0] is LOW
DCKE[1:0] = LOW; RESET =
HIGH; CK/CK = Toggling;
RC9[DBA1] = 1 and RC9[DBA0]
= 0 or 1
1
414
tCK3
tQDIS
Output Buffers Hi-Z after QxCKEn is
driven LOW
DCKE[1:0] = LOW; RESET =
HIGH; CK/CK = Toggling;
RC9[DBA1] = 1 and RC9[DBA0]
= 0 or 1
1.5
tCK3
tCKOFF
Number of tCK required for both
DCKE0 and DCKE1 to remain LOW
before both CK/CK are driven low
DCKE[1:0] = LOW;
RESET = HIGH;
CK/CK = Toggling
55
tCK3
tCKEV
Input buffers (DCKE0 and DCKE1)
disable time after CK/CK = LOW
DCKE[1:0] = LOW;
RESET = HIGH;
CK/CK = LOW
22
tCK3
tFixedoutputs
Static Register Output after DCKE0 or
DCKE1 is HIGH at the input (exit from
Power Saving state)
RC9[DBA1] = 1 and RC9[DBA0]
= 0 or 1
1
314
tCK3
tSU
Setup Time5
5
Setup (tSU) nominal slew rate for a rising signal is defined as the slew rate between the last crossing of VREF(DC) and first
crossing of VIH(AC) min. Setup (tSU) nominal slew rate for a falling signal is defined as the slew rate between the last crossing
of VREF(DC) and the first crossing of VIL(AC) max. If the actual signal is always earlier than the nominal slew rate line between
shaded ‘VREF(DC) to ac region’, use nominal slew rate for derating value. If the actual signal is later than the nominal slew rate
line anywhere between shaded ‘VREF(DC) to ac region’, the slew rate of a tangent line to the actual signal from the ac level to
dc level is used for derating value .
Input valid before CK/CK
100
50
ps
tH
Hold Time6
Input to remain valid after CK/CK
175
125
ps
相關(guān)PDF資料
PDF描述
V28C15M100BF2 CONVERTER MOD DC/DC 15V 100W
MS27497E16F8PA CONN RCPT 8POS WALL MNT W/PINS
V28C15M100B2 CONVERTER MOD DC/DC 15V 100W
VI-J5X-MX-F2 CONVERTER MOD DC/DC 5.2V 75W
D38999/24WJ4PB CONN RCPT 56POS JAM NUT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDTSSTE32882HLBBKG 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDTSSTE32882HLBBKG8 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA
IDTSSTE32882KA1AKG 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDTSSTE32882KA1AKG8 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA
IDTSSTUB32866BHLF 功能描述:IC BUFFER 25BIT CONF REG 96LFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁(yè)面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1