參數(shù)資料
型號: IDTSSTE32882HLBAKG8
廠商: IDT, Integrated Device Technology Inc
文件頁數(shù): 38/73頁
文件大?。?/td> 0K
描述: IC REGISTERING CLK DRIVER 176BGA
標(biāo)準(zhǔn)包裝: 1
類型: 時(shí)鐘緩沖器/驅(qū)動(dòng)器,多路復(fù)用器
PLL:
主要目的: 存儲器,DDR3,RDIMM
輸入: CMOS
輸出: CMOS
電路數(shù): 1
比率 - 輸入:輸出: 5:60
差分 - 輸入:輸出: 是/是
頻率 - 最大: 810MHz
電源電壓: 1.282 V ~ 1.575 V
工作溫度: 0°C ~ 70°C
安裝類型: 表面貼裝
封裝/外殼: 176-TFBGA
供應(yīng)商設(shè)備封裝: 176-CABGA(13.5x8)
包裝: 標(biāo)準(zhǔn)包裝
其它名稱: 800-2597-6
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
43
SSTE32882HLB
7201/14
SSTE32882HLB
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE
REGISTER CKE POWER DOWN WITH IBT OFF
Upon entry into CKE Power Down mode with IBT off, all register input buffers including IBT are disabled except for CK/CK,
DCKEn, FBIN/FBIN, and RESET. The SSTE32882HLB disables input buffers within tInDIS clocks after latching both
DCKEn Low. In order to eliminate and false parity check error, the PAR_IN input buffer has to be kept active for 1 tCK after
Address and Command input buffers disabled. After tInDIS, the register can tolerate floating input except for CK/CK, DCKEn
and RESET. The SSTE32882HLB also disables all its output buffers except for Yn/Yn, QxODTn, QxCKEn and
FBOUT/FBOUT. The Yn/Yn and FBOUT/FBOUT outputs continue to drive a valid phase accurate clock signal. The
QxODTn and QxCKEn outputs are driven Low. The register output buffers are Hi-Z tQDIS clock after QxCKEn is driven Low.
This is shown in the next figure.
Power Down Mode Entry and Exit with IBT Off
(1) i, j only apply for QuadCS capable register. When QuadCS is enabled, i = 2, j = 3.
(2) QuadCS disabled: During CKE Power Down Entry/Exit, driving DCS[1,0] LOW is illegal as it will force SSTE32882 into
Register Control Word access mode.
(3)Upon CKE Power Down exit, QxCSn will be held HIGH for maximum of 1 tCK regardless of what DCSn input level is. For
all other operation QxCSn outputs will follow DCSn inputs.
H or L
CK
RESET
DAn,DBAn
DRAS,
DODTn
DCKEn
DCAS,
DWE
High or Low
Low
High
tInDIS
High or Low
High
Hi-z
High
Yn
QxAn,
QxODTn
High or Low
Low
High
High or Low
High
Hi-z
QxRAS,
QxCAS,
QxWE
QxCKEn
High or Low
Low
Hi-z
tFixedoutput
Hi-z
tQDIS
Output buffers are Hi-z
n
n-1
n+4
n+8
n+12
n+16
n+20
n
n-1
n+4
n+8
n+12
n+16
n+20
QxBAn
High or Low
High
Hi-z
High
Low
High
Hi-z
High or Low
Low
High or Low
PAR_IN
Hi-z
QxCS[i,0]
QxCS[j,1]
DCS[i,0]
DCS[j,1]
H or L
Either or both DCKEn inputs are driven High
Either or both QxCKEn outputs are driven High
tEN
see Note 3
相關(guān)PDF資料
PDF描述
V28C15M100BF2 CONVERTER MOD DC/DC 15V 100W
MS27497E16F8PA CONN RCPT 8POS WALL MNT W/PINS
V28C15M100B2 CONVERTER MOD DC/DC 15V 100W
VI-J5X-MX-F2 CONVERTER MOD DC/DC 5.2V 75W
D38999/24WJ4PB CONN RCPT 56POS JAM NUT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
IDTSSTE32882HLBBKG 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDTSSTE32882HLBBKG8 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA
IDTSSTE32882KA1AKG 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時(shí)鐘緩沖器/驅(qū)動(dòng)器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT
IDTSSTE32882KA1AKG8 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA
IDTSSTUB32866BHLF 功能描述:IC BUFFER 25BIT CONF REG 96LFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C,SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1