- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9684 > IDTSSTE32882HLBAKG8 (IDT, Integrated Device Technology Inc)IC REGISTERING CLK DRIVER 176BGA PDF資料下載
參數(shù)資料
| 型號： | IDTSSTE32882HLBAKG8 |
| 廠商： | IDT, Integrated Device Technology Inc |
| 文件頁數(shù)： | 7/73頁 |
| 文件大小： | 0K |
| 描述： | IC REGISTERING CLK DRIVER 176BGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 時鐘緩沖器/驅(qū)動器，多路復(fù)用器 |
| PLL： | 是 |
| 主要目的： | 存儲器，DDR3，RDIMM |
| 輸入： | CMOS |
| 輸出： | CMOS |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 5:60 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 810MHz |
| 電源電壓： | 1.282 V ~ 1.575 V |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 176-TFBGA |
| 供應(yīng)商設(shè)備封裝： | 176-CABGA（13.5x8） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 其它名稱： | 800-2597-6 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
15
SSTE32882HLB
7201/14
SSTE32882HLB
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE
Terminal Functions
Signal Group
Signal Name
Type
Description
Ungated inputs DCKEn, DODTn
1.35V/1.5V
CMOS Inputs1
DRAM corresponding register function pins not associated with
Chip Select.
Chip Select
gated inputs
DAn, DBAn, DRAS,
DCAS, DWE
1.35V/1.5V
CMOS Inputs1
DRAM corresponding register inputs, re-driven only when either
chip select is LOW. If both chip selects are low the register maintains
the state of the previous input clock cycle at its outputs
Chip Select
inputs
DCS0, DCS1
1.35V/1.5V
CMOS Inputs1
DRAM corresponding register Chip Select signals. These pins
initiate DRAM address/command decodes, and as such exactly one
will be low when a valid address/command is present which should
be re-driven.
DCS2, DCS3
1.35V/1.5V
CMOS Inputs1
DRAM corresponding register Chip Select signals when QuadCS
mode is enabled. DCS2 and DCS3 inputs are disabled when QuadCS
mode is disabled.
Re-driven
outputs
QxAn, QxBAn, QxCSn,
QxCKEn, QxODTn,
QxRAS, QxCAS,
QxWE
1.35V/1.5V
CMOS Outputs2
Outputs of the register, valid after the specified clock count and
immediately following a rising edge of the clock. x is A or B;
outputs are grouped as A or B and may be enabled or disabled via
RC0.
Parity input
PAR_IN
1.35V/1.5V
CMOS Inputs1
Input parity is received on pin PAR_IN and should maintain parity
across the Chip Select Gated inputs (see above), at the rising edge of
the input clock, one input clock cycle after corresponding data and
one or both chip selects are LOW.
Parity error
output
ERROUT
Open drain
When LOW, this output indicates that a parity error was identified
associated with the address and/or command inputs. ERROUT will
be active for two clock cycles, and delayed by 3 clock cycles to the
corresponding input data
Clock inputs
CK, CK
1.35V/1.5V
CMOS Inputs1
Differential master clock input pair to the PLL; has weak internal
pull-down resistors (10K
~100K.
Feedback
FBIN, FBIN
1.35V/1.5V
CMOS Inputs1
Feedback clock input
Clock
FBOUT, FBOUT
1.35V/1.5V
CMOS Outputs2
Feedback clock output
Clock Outputs
Yn, Yn
1.35V/1.5V
CMOS Outputs2
Re-driven Clock
Miscellaneous
inputs
RESET
CMOS3
Active low asynchronous reset input. When LOW, it causes a reset of
the internal latches and disables the outputs, thereby forcing the
outputs to float. Once RESET becomes high the Q outputs get
enabled and are driven LOW (ERROUT is driven high) until the first
access has been performed. RESET also resets the ERROUT signal.
MIRROR
CMOS3
Selects between two different ballouts for front or back operation.
When the MIRROR input is high, the device Input Bus Termination
(IBT) is turned off on all inputs, except the DCSn and DODTn
inputs.
QSCEN
CMOS3
Enables the QuadCS mode. The QSCEN input has a weak internal
pullup resistor (10K
- 100K).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V28C15M100BF2 | CONVERTER MOD DC/DC 15V 100W |
| MS27497E16F8PA | CONN RCPT 8POS WALL MNT W/PINS |
| V28C15M100B2 | CONVERTER MOD DC/DC 15V 100W |
| VI-J5X-MX-F2 | CONVERTER MOD DC/DC 5.2V 75W |
| D38999/24WJ4PB | CONN RCPT 56POS JAM NUT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IDTSSTE32882HLBBKG | 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| IDTSSTE32882HLBBKG8 | 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA |
| IDTSSTE32882KA1AKG | 功能描述:IC REGISTERING CLK DRIVER 176BGA RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標(biāo)準(zhǔn)包裝:1,500 系列:- 類型:時鐘緩沖器/驅(qū)動器 PLL:是 主要目的:- 輸入:- 輸出:- 電路數(shù):- 比率 - 輸入:輸出:- 差分 - 輸入:輸出:- 頻率 - 最大:- 電源電壓:3.3V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP（0.209"，5.30mm 寬） 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:帶卷 (TR) 其它名稱:93786AFT |
| IDTSSTE32882KA1AKG8 | 制造商:Integrated Device Technology Inc 功能描述:IC REGISTERING CLK DRIVER 176BGA |
| IDTSSTUB32866BHLF | 功能描述:IC BUFFER 25BIT CONF REG 96LFBGA RoHS:是 類別:集成電路 (IC) >> 接口 - 專用 系列:- 特色產(chǎn)品:NXP - I2C Interface 標(biāo)準(zhǔn)包裝:1 系列:- 應(yīng)用:2 通道 I²C 多路復(fù)用器 接口:I²C，SM 總線 電源電壓:2.3 V ~ 5.5 V 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:剪切帶 (CT) 安裝類型:表面貼裝 產(chǎn)品目錄頁面:825 (CN2011-ZH PDF) 其它名稱:568-1854-1 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。