- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄360868 > IOP480 I/O Processor|IOP 480 Design Notes PDF資料下載
參數(shù)資料
| 型號(hào)： | IOP480 |
| 英文描述： | I/O Processor|IOP 480 Design Notes |
| 中文描述： | I / O處理器|眼壓480設(shè)計(jì)說明 |
| 文件頁數(shù)： | 11/11頁 |
| 文件大?。?/td> | 245K |
| 代理商： | IOP480 |
Confidential
Document number: DN-IOP 480 Rev AA-SIL-1.3
-
11-
Register 10-27. (PMC; PCI:42h, LOC:342) Power Management Capabilities
(PCI Power Mgmt. r1.1)
Bit
Description
Read
Write
Value after
Reset
2:0
Version.
The default value 001 indicates compliance with PCI
Power Mgmt. r1.1. To instead indicate PMC register format
compliance with Revision 1.1, this value should be set to 010.
PCI Clock Required for PME# Signal.
Value of 1 indicates a
function relies on PCI clock presence for PME# operation. The
IOP 480 does not require the PCI clock for PME#, so this bit
should set to 0.
Reserved.
Device-Specific Initialization (DSI).
Value of 1 indicates the
IOP 480 requires special initialization following a transition to a
D0 un-initialized state before a generic class device driver is
able to use it.
Aux_Current.
Supported by way of the PMDATA register per
PCI Power Mgmt. r1.1.
D1_Support.
Value of 1 indicates the IOP 480 supports the D1
power state.
D2_Support.
Value of 1 indicates the IOP 480 supports the D1
power state.
PME Support.
Indicates power states in which the IOP 480
may assert PME#. Values:
XXXX1 = PME# can be asserted from D0
XXX1X = PME# can be asserted from D1
XX1XX = PME# can be asserted from D2
X1XXX = PME# can be asserted from D3hot
XXXXX = PME# cannot be asserted from D3cold
Yes
Local
001
3
Yes
Local
0
4
Yes
No
0
5
Yes
L, E
0
8:6
Yes
No
000
9
Yes
L, E
0
10
Yes
L, E
0
15:11
Yes
[14:11]:
L, E
[15]: No
00000
Copyright 2002 by PLX Technology, Inc. All rights reserved. PLX is a trademark of PLX Technology, Inc. which may be
registered in some jurisdictions. All other product names that appear in this material are for identification purposes only
and are acknowledged to be trademarks or registered trademarks of their respective companies. Information supplied by
PLX is believed to be accurate and reliable, but PLX Technology, Inc. assumes no responsibility for any errors that may
appear in this material. PLX Technology reserves the right, without notice, to make changes in product design or
specification.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IOS62C256-70U | IC-SM-256K CMOS SRAM |
| IP-ED8B10B | Telecomm/Datacomm |
| IP100 | PCI 10/100M Single Chip Ethernet Controller |
| IP101 | PHY 10/100M Single Chip Fast Ethernet Transceiver |
| IP1060AD | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IOPROJECTPRO | 制造商:Opto 22 功能描述:IOPROJECT PROFESSIONAL SOFTWARE SUITE, Kit Contents:Professional software suite, |
| IOPS-66-3610 | 制造商:IBase Technology (USA) Inc. 功能描述:OPS,CI5 3610ME,40G SSD,4GB RAM - Bulk |
| IOPS-76-3610 | 制造商:IBase Technology (USA) Inc. 功能描述:OPS,I5 3610ME,8G RAM,40G MSATA - Bulk |
| IOR000B20 | 制造商:Amphenol PCD 功能描述:DIN-RAIL INTERFACE MODULE PRODUCT -SEE CATALOG - Bulk |
| IOR000B30 | 制造商:Amphenol PCD 功能描述:DIN-RAIL INTERFACE MODULE PRODUCT -SEE CATALOG - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。