- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄360868 > IOP480 I/O Processor|IOP 480 Design Notes PDF資料下載
參數(shù)資料
| 型號(hào)： | IOP480 |
| 英文描述： | I/O Processor|IOP 480 Design Notes |
| 中文描述： | I / O處理器|眼壓480設(shè)計(jì)說(shuō)明 |
| 文件頁(yè)數(shù)： | 4/11頁(yè) |
| 文件大小： | 245K |
| 代理商： | IOP480 |
Recommendation:
During a Local Master write to the IOP 480 internal configuration registers, assert
WAIT# no later than five (5) clocks after the assertion of ADS#, which will ensure
that the IOP 480 recognizes WAIT# at least two (2) clocks before it asserts
READY#.
5.
Modifying internal configuration registers that affect on-
going transfers
Design Issue:
IOP 480 internal register settings (which modify ongoing cycles) should not be
modified until the chip is no longer doing such cycles. For example, turning off
Burst Enable in the middle of a burst is prohibited.
6.
Operation of IOP 480 Buffers in 3.3 Volt Signaling
Environment
Design Issue:
The IOP 480 has universal buffers that were designed to operate in either a 5
Volt or 3.3 Volt signaling environment. The IOP 480 has a 3.3 Volt core and the
I/O buffers are 5 Volt tolerant.
The PCI v2.2 specification specifies clamp diodes to both ground and VCC when
operating in 3.3 Volt signaling environment. In the 5 Volt signaling environment,
the high clamp diode is optional. The purpose of the clamp diodes is to ensure
the reliability and signal integrity of the receiving devices when there are
excessive voltage transients on the bus and to improve PCI bus signal integrity.
The IOP 480 buffers have a clamp diode to ground, but no single diode to VCC
(The IOP 480 actually has several diodes in series). Based on reliability and
signal integrity evaluations, the IOP 480 will operate properly in both 5 Volt and
3.3 Volt signaling environments in likely circuit configurations even though it has
multiple high clamp diodes in series. Some of the results of circuit simulations are
described below. If the IOP 480 is to be used in a configuration that exceeds the
conditions of these simulations, please contact PLX.
The IOP 480 buffers are not susceptible to damage from input signal voltage
transients called out by the specification (up to 7.1 Volts). In fact, the IOP 480
will operate reliably withstanding voltage spikes as high as 11 Volts.
Confidential
Document number: DN-IOP 480 Rev AA-SIL-1.3
-
4-
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IOS62C256-70U | IC-SM-256K CMOS SRAM |
| IP-ED8B10B | Telecomm/Datacomm |
| IP100 | PCI 10/100M Single Chip Ethernet Controller |
| IP101 | PHY 10/100M Single Chip Fast Ethernet Transceiver |
| IP1060AD | Analog IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| IOPROJECTPRO | 制造商:Opto 22 功能描述:IOPROJECT PROFESSIONAL SOFTWARE SUITE, Kit Contents:Professional software suite, |
| IOPS-66-3610 | 制造商:IBase Technology (USA) Inc. 功能描述:OPS,CI5 3610ME,40G SSD,4GB RAM - Bulk |
| IOPS-76-3610 | 制造商:IBase Technology (USA) Inc. 功能描述:OPS,I5 3610ME,8G RAM,40G MSATA - Bulk |
| IOR000B20 | 制造商:Amphenol PCD 功能描述:DIN-RAIL INTERFACE MODULE PRODUCT -SEE CATALOG - Bulk |
| IOR000B30 | 制造商:Amphenol PCD 功能描述:DIN-RAIL INTERFACE MODULE PRODUCT -SEE CATALOG - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。