參數(shù)資料
型號: KM48S2020C
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 1M x 8Bit x 2 Banks Synchronous DRAM(1M x 8位 x 2組同步動態(tài)RAM)
中文描述: 1M × 8位× 2銀行同步DRAM(1米× 8位× 2組同步動態(tài)RAM)的
文件頁數(shù): 20/44頁
文件大?。?/td> 605K
代理商: KM48S2020C
CMOS SDRAM
DEVICE OPERATIONS - I
ELECTRONICS
REV. 4 Feb. '98
(b) CL=3, BL=4
( Continued )
CLK
i) CMD
DQM
DQ
D
1
D
2
RD
D
3
WR
D
0
D
1
D
2
D
3
D
0
D
1
D
2
D
3
D
0
*Note :
1. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.
2. To inhibit invalid write, DQM should be issued.
3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge
interrupt but only the other bank precharge of dual banks operation.
RD
WR
RD
WR
D
1
D
2
D
3
D
0
RD
WR
RD
WR
D
1
D
2
D
3
D
0
Hi-Z
Note 1
ii) CMD
DQM
DQ
iii) CMD
DQM
DQ
iii) CMD
DQM
DQ
iv) CMD
DQM
DQ
Q
0
Hi-Z
5. Write Interrupted by Precharge & DQM
D
0
D
1
D
2
CLK
CMD
DQM
DQ
Masked by DQM
WR
PRE
D
3
Note 3
Note 2
相關(guān)PDF資料
PDF描述
KM48S8020B 4M x 8Bit x 2 Banks Synchronous DRAM(4M x 8位 x 2組同步動態(tài)RAM)
KM48S8030D 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
KM48S8030 2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030C 2M x 8Bit x 4 Banks Synchronous DRAM
KM48V2004C 2M x 8Bit CMOS Dynamic RAM with Extended Data Out(2M x 8位CMOS 動態(tài)RAM(帶擴(kuò)展數(shù)據(jù)輸出))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM48S2020CT-G10 制造商:Samsung Semiconductor 功能描述:
KM48S8020AT-G10 制造商:Samsung Electro-Mechanics 功能描述:SDRAM, 2x 4Mx 8, 54 Pin, Plastic, TSOP
KM48S8030 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030CT-G/FA 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM