參數資料
型號: KM48S2020C
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 1M x 8Bit x 2 Banks Synchronous DRAM(1M x 8位 x 2組同步動態(tài)RAM)
中文描述: 1M × 8位× 2銀行同步DRAM(1米× 8位× 2組同步動態(tài)RAM)的
文件頁數: 22/44頁
文件大小: 605K
代理商: KM48S2020C
CMOS SDRAM
DEVICE OPERATIONS - I
ELECTRONICS
REV. 4 Feb. '98
*Note :
1. t
RDL
: 1 CLK
2. t
BDL
: 1 CLK ; Last data in to burst stop delay.
Read or write burst stop command is valid at every burst length.
3. Number of valid output data after row precharge or burst stop : 1, 2 for CAS latency= 2, 3 respectiviely.
4. PRE : Both banks precharge if necessary.
MRS can be issued only at both banks precharge state.
8. Burst Stop & Interrupted by Precharge
D
0
D
1
D
2
CLK
CMD
DQ
WR
PRE
D
3
1) Normal Write (BL=4)
tRDL Note 1
3) Read Interrupted by Precharge (BL=4)
CLK
CMD
DQ(CL2)
DQ(CL3)
RD
PRE
Q
0
Q
1
Q
0
Q
1
1
2
Note 3
9. MRS
CLK
PRE
1) Mode Register Set
D
0
D
1
D
2
CLK
CMD
DQ
WR
STOP
D
3
2) Write Burst Stop (BL=8)
DQM
4) Read Burst Stop (BL=4)
CLK
CMD
DQ(CL2)
DQ(CL3)
RD
STOP
Q
0
Q
1
Q
0
Q
1
1
2
Note 3
MRS
ACT
Note 4
tRP
2CLK
CMD
DQM
tBDL Note 2
D
4
D
5
相關PDF資料
PDF描述
KM48S8020B 4M x 8Bit x 2 Banks Synchronous DRAM(4M x 8位 x 2組同步動態(tài)RAM)
KM48S8030D 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
KM48S8030 2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030C 2M x 8Bit x 4 Banks Synchronous DRAM
KM48V2004C 2M x 8Bit CMOS Dynamic RAM with Extended Data Out(2M x 8位CMOS 動態(tài)RAM(帶擴展數據輸出))
相關代理商/技術參數
參數描述
KM48S2020CT-G10 制造商:Samsung Semiconductor 功能描述:
KM48S8020AT-G10 制造商:Samsung Electro-Mechanics 功能描述:SDRAM, 2x 4Mx 8, 54 Pin, Plastic, TSOP
KM48S8030 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030CT-G/FA 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM