參數(shù)資料
型號(hào): KM48S2020C
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 1M x 8Bit x 2 Banks Synchronous DRAM(1M x 8位 x 2組同步動(dòng)態(tài)RAM)
中文描述: 1M × 8位× 2銀行同步DRAM(1米× 8位× 2組同步動(dòng)態(tài)RAM)的
文件頁(yè)數(shù): 34/44頁(yè)
文件大?。?/td> 605K
代理商: KM48S2020C
TIMING DIAGRAM - I
CMOS SDRAM
ELECTRONICS
REV. 4 Nov. '97
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
Page Write Cycle at Different Bank @Burst Length=4
HIGH
Row Active
(A-Bank)
Row Active
(B-Bank)
Write
(A-Bank)
Write
(B-Bank)
: Don't care
*Note :
1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.
Write
(A-Bank)
tRDL
Precharge
(Both Banks)
tCDL
Write
(B-Bank)
*Note 1
BA
DQ
ADDR
CAS
RAS
CS
CKE
CLOCK
WE
DQM
A
10
/AP
RAa
CAa
CBb
CAc
CBd
RAa
*Note 2
DAa0
DAa1
DAa2
DAa3
DBb0
DBb1
DBb2
DBb3
DAc0
DAc1
DBd0
DBd1
RBb
RBb
相關(guān)PDF資料
PDF描述
KM48S8020B 4M x 8Bit x 2 Banks Synchronous DRAM(4M x 8位 x 2組同步動(dòng)態(tài)RAM)
KM48S8030D 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
KM48S8030 2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030C 2M x 8Bit x 4 Banks Synchronous DRAM
KM48V2004C 2M x 8Bit CMOS Dynamic RAM with Extended Data Out(2M x 8位CMOS 動(dòng)態(tài)RAM(帶擴(kuò)展數(shù)據(jù)輸出))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM48S2020CT-G10 制造商:Samsung Semiconductor 功能描述:
KM48S8020AT-G10 制造商:Samsung Electro-Mechanics 功能描述:SDRAM, 2x 4Mx 8, 54 Pin, Plastic, TSOP
KM48S8030 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030CT-G/FA 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM