- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373157 > KM48S8020B (SAMSUNG SEMICONDUCTOR CO. LTD.) 4M x 8Bit x 2 Banks Synchronous DRAM(4M x 8位 x 2組同步動態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | KM48S8020B |
| 廠商： | SAMSUNG SEMICONDUCTOR CO. LTD. |
| 英文描述： | 4M x 8Bit x 2 Banks Synchronous DRAM(4M x 8位 x 2組同步動態(tài)RAM) |
| 中文描述： | 4米× 8位× 2銀行同步DRAM（4米× 8位× 2組同步動態(tài)RAM）的 |
| 文件頁數(shù)： | 23/43頁 |
| 文件大?。?/td> | 604K |
| 代理商： | KM48S8020B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁
CMOS SDRAM
DEVICE OPERATIONS - II
ELECTRONICS
REV. 3 Feb. '98
12. About Burst Type Control
At MRS A
3
= "0". See the BURST SEQUENCE TABLE. (BL=4, 8)
BL=1, 2, 4, 8 and full page.
At MRS A
3
= "1". See the BURST SEQUENCE TABLE. (BL=4, 8)
BL=4, 8. At BL=1, 2 Interleave Counting = Sequential Counting
Every cycle Read/Write Command with random column address can realize Random
Column Access.
That is similar to Extended Data Out (EDO) Operation of conventional DRAM.
Basic
MODE
Random
MODE
Sequential Counting
Interleave Counting
Random column Access
t
CCD
= 1 CLK
13. About Burst Length Control
At MRS A
2,1,0
= "000".
At auto precharge, t
RAS
should not be violated.
At MRS A
2,1,0
= "001".
At auto precharge, t
RAS
should not be violated.
Before the end of burst, Row precharge command of the same bank stops read/write
burst with Row precharge.
t
RDL
= 1 with DQM, valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively.
During read/write burst with auto precharge,
RAS interrupt can not be issued.
Basic
MODE
Interrupt
MODE
1
2
RAS Interrupt
(Interrupted by Precharge)
At MRS A
2,1,0
= "010".
At MRS A
2,1,0
= "011".
At MRS A
2,1,0
= "111".
At the end of the burst length, burst will be stop automatically.
At MRS A
9
= "1".
Read burst =1, 2, 4, 8, full page write Burst =1
At auto precharge of write, t
RAS
should not be violated.
t
BDL
= 1, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively
Using burst stop command, any burst length control is possible.
4
8
Full Page
Before the end of burst, new read/write stops read/write burst and starts new
read/write burst.
During read/write burst with auto precharge,
CAS interrupt can not be issued.
BRSW
Burst Stop
CAS Interrupt
Random
MODE
Special
MODE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| KM48S8030D | 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48S8030 | 2M x 8Bit x 4 Banks Synchronous DRAM |
| KM48S8030C | 2M x 8Bit x 4 Banks Synchronous DRAM |
| KM48V2004C | 2M x 8Bit CMOS Dynamic RAM with Extended Data Out(2M x 8位CMOS 動態(tài)RAM(帶擴展數(shù)據(jù)輸出)) |
| KM48C2004C | 2M x 8Bit CMOS Dynamic RAM with Extended Data Out(2M x 8位CMOS 動態(tài)RAM(帶擴展數(shù)據(jù)輸出)) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| KM48S8030 | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM |
| KM48S8030C | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM |
| KM48S8030CT-G/FA | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM |
| KM48S8030D | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL |
| KM48V2000B | 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit CMOS Dynamic RAM with Fast Page Mode |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。