參數(shù)資料
型號: KM48S8020B
廠商: SAMSUNG SEMICONDUCTOR CO. LTD.
英文描述: 4M x 8Bit x 2 Banks Synchronous DRAM(4M x 8位 x 2組同步動態(tài)RAM)
中文描述: 4米× 8位× 2銀行同步DRAM(4米× 8位× 2組同步動態(tài)RAM)的
文件頁數(shù): 32/43頁
文件大?。?/td> 604K
代理商: KM48S8020B
ELECTRONICS
REV. 2 Mar. '98
TIMING DIAGRAM - II
CMOS SDRAM
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
Page Read Cycle at Different Bank @Burst Length=4
HIGH
Row Active
(A-Bank)
Row Active
(B-Bank)
Read
(A-Bank)
Read
(B-Bank)
: Don't care
*Note :
1. CS can be don't cared when RAS, CAS and WE are high at the clock high going dege.
2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.
Read
(A-Bank)
*Note 2
*Note 1
Read
(B-Bank)
Read
(A-Bank)
Precharge
(A-Bank)
BA
A
10
/AP
CL=2
CL=3
DQ
ADDR
CAS
RAS
CS
CKE
CLOCK
WE
DQM
RAa
RBb
RAa
RBb
CAa
CBb
CBd
CAc
CAe
QAa0
QAa1
QAa2
QAa3
QBb0
QBb1 QBb2
QBb3
QAc0
QAc1
QBd0
QBd1
QAe0
QAe1
QAa0
QAa1
QAa2
QAa3
QBb0
QBb1 QBb2
QBb3
QAc0
QAc1
QBd0
QBd1
QAe0
QAe1
相關(guān)PDF資料
PDF描述
KM48S8030D 64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
KM48S8030 2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030C 2M x 8Bit x 4 Banks Synchronous DRAM
KM48V2004C 2M x 8Bit CMOS Dynamic RAM with Extended Data Out(2M x 8位CMOS 動態(tài)RAM(帶擴展數(shù)據(jù)輸出))
KM48C2004C 2M x 8Bit CMOS Dynamic RAM with Extended Data Out(2M x 8位CMOS 動態(tài)RAM(帶擴展數(shù)據(jù)輸出))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KM48S8030 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030C 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030CT-G/FA 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit x 4 Banks Synchronous DRAM
KM48S8030D 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:64Mbit SDRAM 2M x 8Bit x 4 Banks Synchronous DRAM LVTTL
KM48V2000B 制造商:SAMSUNG 制造商全稱:Samsung semiconductor 功能描述:2M x 8Bit CMOS Dynamic RAM with Fast Page Mode