SDn_REF_CLK and SDn<" />
參數(shù)資料
型號(hào): KMC8610VT1333JB
廠商: Freescale Semiconductor
文件頁(yè)數(shù): 17/96頁(yè)
文件大?。?/td> 0K
描述: IC HOST PROCESS 1333MHZ 783-PBGA
標(biāo)準(zhǔn)包裝: 1
系列: MPC86xx
處理器類型: 32-位 MPC86xx PowerPC
速度: 1.333GHz
電壓: 1.025V
安裝類型: 表面貼裝
封裝/外殼: 783-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 783-FCPBGA(29x29)
包裝: 托盤
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 2
Electrical Characteristics
Freescale Semiconductor
24
SDn_REF_CLK and SDn_REF_CLK was designed to work with a spread spectrum clock (+0 to 0.5% spreading at 30–33 kHz
rate is allowed), assuming both ends have same reference clock. For better results use a source without significant unintended
modulation.
2.4.2
Real Time Clock Timing
The RTC input is sampled by the platform clock. The output of the sampling latch is then used as an input to the counters of the
PIC. There is no jitter specification. The minimum pulse width of the RTC signal should be greater than 2
× the period of the
platform clock. That is, minimum clock high time is 2
× tMPX, and minimum clock low time is 2 × tMPX. There is no minimum
RTC frequency; RTC may be grounded if not needed.
2.4.3
PCI/PCI-X Reference Clock Timing
When the PCI/PCI-X controller is configured for asynchronous operation, the reference clock for the PCI/PCI-X controller is
not the SYSCLK input, but instead the PCIn_CLK. Table 11provides the PCI/PCI-X reference clock AC timing specifications
for the MPC8610.
2.4.4
Platform Frequency Requirements for PCI-Express
The MPX platform clock frequency must be considered for proper operation of the high-speed PCI Express interface as
described below.
For proper PCI Express operation, the MPX clock frequency must be greater than or equal to:
527 MHz x (PCI-Express link width)
16 / (1 + cfg_net2_div)
Note that at MPX = 333 - 400 MHz, cfg_net2_div = 0 and at MPX > 400 MHz, cfg_net2_div = 1. Therefore, when operating
PCI Express in x8 link width, the MPX platform frequency must be 333-400 MHz with cfg_net2_div = 0 or greater than or
equal to 527 MHz with cfg_net2_div = 1.
Table 11. PCI
n_CLK AC Timing Specifications
Parameter/Condition
Symbol
Min
Typ
Max
Unit
Notes
PCI
n_CLK frequency
fPCICLK
16
133
MHz
PCI
n_CLK cycle time
tPCICLK
7.5
60
ns
PCI
n_CLK rise and fall time
tPCIKH, tPCIKL
0.6
1.0
2.1
ns
1, 2
PCI
n_CLK duty cycle
tPCIKHKL/tPCICLK
40
60
%
2
Notes:
1. Rise and fall times for SYSCLK are measured at 0.6 and 2.7 V.
2. Timing is guaranteed by design and characterization.
相關(guān)PDF資料
PDF描述
ACB105DHAR CONN EDGECARD 210PS R/A .050 DIP
FMC28DREN-S734 CONN EDGECARD 56POS .100 EYELET
XC4025E-2HQ304C IC FPGA C-TEMP 5V 2SPD 304-HQFP
XC4020XL-3PQ240I IC FPGA I-TEMP 3.3V 3SPD 240PQFP
XC4020XL-3PQ240C IC FPGA C-TEMP 3.3V 3SPD 240PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KMC8640DHX1250HC 功能描述:微處理器 - MPU G8, REV2.1, 1.05V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMC8641DHX1333JC 功能描述:微處理器 - MPU G8, REV2.1, 1.05V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMC8641DHX1500KC 功能描述:微處理器 - MPU G8, REV2.1, 1.1V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲(chǔ)器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMC908AB32CFU 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
KMC908AB32MFU 制造商:Rochester Electronics LLC 功能描述:- Bulk