參數(shù)資料
型號: KMC8610VT1333JB
廠商: Freescale Semiconductor
文件頁數(shù): 72/96頁
文件大?。?/td> 0K
描述: IC HOST PROCESS 1333MHZ 783-PBGA
標(biāo)準(zhǔn)包裝: 1
系列: MPC86xx
處理器類型: 32-位 MPC86xx PowerPC
速度: 1.333GHz
電壓: 1.025V
安裝類型: 表面貼裝
封裝/外殼: 783-BBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 783-FCPBGA(29x29)
包裝: 托盤
MPC8610 Integrated Host Processor Hardware Specifications, Rev. 2
Hardware Design Considerations
Freescale Semiconductor
74
Table 56 provides the clocking specifications for the Platform/MPX bus.
Table 56. Platform/MPX Bus Clocking Specifications
3.1.2
Platform/MPX to SYSCLK PLL Ratio
The the clock that drives the internal MPX bus is called the platform clock. The frequency of the platform clock is set using the
following reset signals, as shown in Table 57:
SYSCLK input signal
Binary value on DIU_LD[10], LA[28:31] (cfg_sys_pll[0:4] - reset config) at power up
These signals must be pulled to the desired values. Also note that the DDR data rate is the determining factor in selecting the
platform frequency, since the platform frequency must equal the DDR data rate.
For specifications on the PCI_CLK, refer to the PCI 2.2 Specification.
Characteristic
Maximum Processor Core
Frequency
Unit
Notes
800, 1066, 1333 MHz
Min
Max
Platform/MPX bus clock speed
333
533
MHz
1, 2
Note:
1. Caution: The MPX clock to SYSCLK ratio and e600 core to MPX clock ratio settings must be chosen such that the resulting
SYSCLK frequency, e600 (core) frequency, and MPX clock frequency do not exceed their respective maximum or minimum
operating frequencies. Refer to Section 3.1.2, “Platform/MPX to SYSCLK PLL Ratio.
2. For MPX clock frequencies at 400 MHz and below, cfg_net2_div must be pulled low.
Table 57. Platform/SYSCLK Clock Ratios
Binary Value of
DIU_LD[10],
LA[28:31] Signals
Platform:SYSCLK Ratio
Binary Value of
DIU_LD[10],
LA[28:31] Signals
Platform:SYSCLK Ratio
00010
2:1
01010
10:1
00011
3:1
01100
12:1
00100
4:1
01110
14:1
00101
5:1
01111
15:1
00110
6:1
10000
16:1
00111
7:1
10001
17:1
01000
8:1
10010
18:1
01001
9:1
All others
Reserved
相關(guān)PDF資料
PDF描述
ACB105DHAR CONN EDGECARD 210PS R/A .050 DIP
FMC28DREN-S734 CONN EDGECARD 56POS .100 EYELET
XC4025E-2HQ304C IC FPGA C-TEMP 5V 2SPD 304-HQFP
XC4020XL-3PQ240I IC FPGA I-TEMP 3.3V 3SPD 240PQFP
XC4020XL-3PQ240C IC FPGA C-TEMP 3.3V 3SPD 240PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
KMC8640DHX1250HC 功能描述:微處理器 - MPU G8, REV2.1, 1.05V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMC8641DHX1333JC 功能描述:微處理器 - MPU G8, REV2.1, 1.05V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMC8641DHX1500KC 功能描述:微處理器 - MPU G8, REV2.1, 1.1V 105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數(shù)據(jù)總線寬度:32 bit 最大時(shí)鐘頻率:536 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-324
KMC908AB32CFU 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
KMC908AB32MFU 制造商:Rochester Electronics LLC 功能描述:- Bulk