參數(shù)資料
型號(hào): M12S128168A
廠商: Elite Semiconductor Memory Technology Inc.
英文描述: 2M x 16 Bit x 4 Banks Synchronous DRAM
中文描述: 200萬(wàn)× 16位× 4個(gè)銀行同步DRAM
文件頁(yè)數(shù): 32/44頁(yè)
文件大?。?/td> 967K
代理商: M12S128168A
ES MT
M12S128168A
Elite Semiconductor Memory Technology Inc.
Revision
:
1.0
Publication Date
:
Nov. 2006
32/44
Page Read & Write Cycle at Same Bank @ Burst Length = 4
Note : 1. To Write data before burst read ends. DQM should be asserted three cycle prior to write command to avoid bus
contention.
2. Row precharge will interrupt writing. Last data input , t
RDL
before row precharge , will be written.
3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input
data after Row precharge cycle will be masked internally.
相關(guān)PDF資料
PDF描述
M12S128168A-10TG 2M x 16 Bit x 4 Banks Synchronous DRAM
M12S16161A-7BG 512K x 16Bit x 2Banks Synchronous DRAM
M12S16161A-7TG 512K x 16Bit x 2Banks Synchronous DRAM
M12S64322A 512K x 32 Bit x 4 Banks Synchronous DRAM
M12S64322A-6BG 512K x 32 Bit x 4 Banks Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M12S128168A_08 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM
M12S128168A-10BG 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM
M12S128168A-10TG 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM
M12S128168A-6BG 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM
M12S128168A-6TG 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM