參數(shù)資料
型號(hào)： M12S128168A
廠商： Elite Semiconductor Memory Technology Inc.
英文描述： 2M x 16 Bit x 4 Banks Synchronous DRAM
中文描述： 200萬(wàn)× 16位× 4個(gè)銀行同步DRAM
文件頁(yè)數(shù)： 7/44頁(yè)
文件大?。?/td> 967K
代理商： M12S128168A
ES MT
M12S128168A
Elite Semiconductor Memory Technology Inc.
Revision
:
1.0
Publication Date
:
Nov. 2006
7/44
Version
Parameter
Symbol
-10
Unit
Note
Col. address to col. address delay
t
CCD(min)
1
t
CK
3
CAS latency = 3
2
Number of valid
Output data
CAS latency = 2
1
ea
4
Note : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then
rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.
5. A new command may be given t
RFC
after self refresh exit.
6. A maximum of eight consecutive AUTO REFRESH commands (with t
RFCmin
) can be posted to any given SDRAM, and the
maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is
8x15.6
μ
s.)
AC CHARACTERISTICS
(AC operating condition unless otherwise noted)
-10
Parameter
Symbol
MIN
MAX
Unit
Note
CAS latency = 3
10
CLK cycle time
CAS latency = 2
t
CC
12
1000
ns
1
CAS latency = 3
-
7
CLK to valid
output delay
CAS latency = 2
t
SAC
-
8
ns
1,2
CAS latency = 3
2.5
-
Output data
hold time
CAS latency = 2
t
OH
2.5
-
ns
2
CLK high pulsh width
t
CH
3
-
ns
3
CLK low pulsh width
t
CL
3
-
ns
3
Input setup time
t
SS
2.5
-
ns
3
Input hold time
t
SH
1.5
-
ns
3
CLK to output in Low-Z
t
SLZ
1
-
ns
2
CAS latency = 3
-
7
CLK to output
in Hi-Z
CAS latency = 2
t
SHZ
-
8
ns
-
Note : 1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns. (tr/2 - 0.5) ns should be considered.
3. Assumed input rise and fall time (tr & tf) =1ns.
If tr & tf is longer than 1ns. transient time compensation should be considered.
i.e., [(tr + tf)/2 – 1] ns should be added to the parameter.
相關(guān)PDF資料
PDF描述
M12S128168A-10TG 2M x 16 Bit x 4 Banks Synchronous DRAM
M12S16161A-7BG 512K x 16Bit x 2Banks Synchronous DRAM
M12S16161A-7TG 512K x 16Bit x 2Banks Synchronous DRAM
M12S64322A 512K x 32 Bit x 4 Banks Synchronous DRAM
M12S64322A-6BG 512K x 32 Bit x 4 Banks Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M12S128168A_08 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM
M12S128168A-10BG 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM
M12S128168A-10TG 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM
M12S128168A-6BG 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM
M12S128168A-6TG 制造商:ESMT 制造商全稱(chēng):Elite Semiconductor Memory Technology Inc. 功能描述:2M x 16 Bit x 4 Banks Synchronous DRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*