- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄296408 > M58WR064KU70ZA6U (NUMONYX) 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA44 PDF資料下載
參數(shù)資料
| 型號(hào)： | M58WR064KU70ZA6U |
| 廠商： | NUMONYX |
| 元件分類： | PROM |
| 英文描述： | 4M X 16 FLASH 1.8V PROM, 70 ns, PBGA44 |
| 封裝： | 7.50 X 5 MM, 0.50 MM PITCH, ROHS COMPLIANT, VFBGA-44 |
| 文件頁(yè)數(shù)： | 55/122頁(yè) |
| 文件大?。?/td> | 2187K |
| 代理商： | M58WR064KU70ZA6U |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)當(dāng)前第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Status register
M58WRxxxKU, M58WRxxxKL
7
Status register
The status register provides information on the current or previous program or erase
operations. Issue a Read Status Register command to read the contents of the status
register (refer to Section 5.2: Read Status Register command) for more details. To output
the contents the status register is latched and updated on the falling edge of the Chip
Enable or Output Enable signals and can be read until Chip Enable or Output Enable
returns to VIH. The status register can only be read using single asynchronous or single
synchronous reads. Bus read operations from any address within the bank, always read the
status register during program and erase operations.
The various bits convey information about the status and any errors of the operation. Bits
SR7, SR6, SR2 and SR0 provide information on the status of the device and are set and
reset by the device. Bits SR5, SR4, SR3 and SR1 provide information on errors; they are set
by the device but must be reset by issuing a Clear Status Register command or a hardware
reset. If an error bit is set to ‘1’ the status register should be reset before issuing another
command. SR7 to SR1 refer to the status of the device while SR0 refers to the status of the
addressed bank.
The bits in the status register are summarized in Table 10: Status register bits. Refer to
Table 10 in conjunction with the following sections.
7.1
Program/erase controller status bit (SR7)
The program/erase controller status bit indicates whether the program/erase controller is
active or inactive in any bank. When the program/erase controller status bit is Low (set to
‘0’), the program/erase controller is active; when the bit is High (set to ‘1’) the program/erase
controller is inactive and the device is ready to process a new command.
The program/erase controller status bit is Low immediately after a Program/Erase Suspend
command is issued until the program/erase controller pauses. After the program/erase
controller pauses the bit is High.
During program and erase operations the program/erase controller status bit can be polled
to find the end of the operation. Other bits in the status register should not be tested until the
program/erase controller completes the operation and the bit is High.
After the program/erase controller completes its operation the erase status, program status,
VPP status and block lock status bits should be tested for errors.
7.2
Erase suspend status bit (SR6)
The erase suspend status bit indicates that an erase operation has been suspended or is
going to be suspended in the addressed block. When the erase suspend status bit is High
(set to ‘1’), a Program/Erase Suspend command has been issued and the memory is
waiting for a Program/Erase Resume command.
The erase suspend status should only be considered valid when the program/erase
controller status bit is High (program/erase controller inactive). SR7 is set within the erase
suspend latency time of the Program/Erase Suspend command being issued; therefore, the
memory may still complete the operation rather than entering suspend mode.
When a Program/Erase Resume command is issued the erase suspend status bit returns
Low.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M5L28FGNFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.544 MHz - 125 MHz, HCMOS OUTPUT |
| M3L13TCNFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.544 MHz - 125 MHz, HCMOS OUTPUT |
| M3L14FCNFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.544 MHz - 125 MHz, HCMOS OUTPUT |
| M3L15TGNFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.544 MHz - 125 MHz, HCMOS OUTPUT |
| M5L13TCNFREQ | CRYSTAL OSCILLATOR, CLOCK, 1.544 MHz - 125 MHz, HCMOS OUTPUT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M58WR064T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory |
| M58WR064T100ZB6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory |
| M58WR064T70ZB6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory |
| M58WR064T85ZB6T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:64 Mbit (4Mb x 16, Multiple Bank, Burst ) 1.8V Supply Flash Memory |
| M58WR128EB | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:128 Mbit 8Mb x 16, Multiple Bank, Burst 1.8V Supply Flash Memory |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。