xii
FIGURES
Figure 1.3-1
General Block Diagram of MB91110 .......................................................................................... 7
Figure 1.4-1
Outside Dimension Drawing of FPT-144-M08 ............................................................................ 8
Figure 1.5-1
Pin Arrangement Diagram of FPT-144-M08 ............................................................................... 9
Figure 2.1-1
Ordinary use of external clock .................................................................................................. 22
Figure 3.1-1
Memory mapping of MB91110 .................................................................................................. 26
Figure 3.2-1
Structure of the internal architecture ......................................................................................... 29
Figure 3.2-2
Instruction Pipeline ................................................................................................................... 30
Figure 3.3-1
Configuration of the Instruction Cache ..................................................................................... 32
Figure 3.3-2
Configuration of the Instruction Cache Tag .............................................................................. 33
Figure 3.3-3
Instruction Cache Control Register (ICHCR) ............................................................................ 35
Figure 3.4-1
Dedicated Registers ................................................................................................................. 42
Figure 3.5-1
General-purpose Registers ....................................................................................................... 47
Figure 3.6-1
Data Placement for Bit Ordering ............................................................................................... 48
Figure 3.6-2
Data Placement for Byte Ordering ............................................................................................ 48
Figure 3.8-1
Memory mapping of MB91110 .................................................................................................. 50
Figure 3.8-2
Common Memory Mapping of the FR Series ........................................................................... 51
Figure 3.10-1
Example of Interrupt Stack ....................................................................................................... 64
Figure 3.10-2
Example of Multi-EIT Processing .............................................................................................. 69
Figure 3.12-1
Registers of the Clock Generator ............................................................................................. 74
Figure 3.12-2
Block Diagram of the Clock Generator ..................................................................................... 75
Figure 3.12-3
Block Diagram of the Watchdog Control Section ...................................................................... 85
Figure 3.12-4
Watchdog Timer Operation Timings ......................................................................................... 86
Figure 3.12-5
Timebase Timer Counter .......................................................................................................... 86
Figure 3.12-6
Block Diagram of the Gear Control Section .............................................................................. 87
Figure 3.12-7
Clock Selection Timing Chart ................................................................................................... 88
Figure 3.12-8
Block Diagram of the Reset Source Hold Circuit ...................................................................... 90
Figure 3.12-9
Block Diagram of the DMA Suppression Circuit ....................................................................... 92
Figure 3.12-10 Example of PLL Clock Setting .................................................................................................. 96
Figure 3.12-11 Reference Drawing of the Clock System .................................................................................. 97
Figure 3.13-1
Block Diagram of the Stop Control Section ............................................................................ 103
Figure 3.13-2
Block Diagram of the Sleep Control Section ........................................................................... 106
Figure 3.13-3
Status Transition in Low-power Consumption Mode .............................................................. 108
Figure 3.14-1
Mode register (MODR) ........................................................................................................... 110
Figure 4.1-1
Example of Chip Select Area Arrangement ............................................................................ 115
Figure 4.2-1
Block Diagram of the Bus Interface ........................................................................................ 117