xiii
Figure 4.3-1
Bus interface registers ............................................................................................................. 118
Figure 4.3-2
Maps where Chip Select Areas are Set ................................................................................... 121
Figure 4.4-1
Data Bus Widths and Control Signals in Ordinary Bus Interface Mode ................................... 140
Figure 4.4-2
Data Bus Widths and Control Signals in DRAM Interface Mode ............................................. 140
Figure 4.4-3
Relationship between the Internal Register and External Data Bus in Word Access .............. 142
Figure 4.4-4
Relationship between the Internal Register and External Data Bus in Half-word Access ....... 142
Figure 4.4-5
Relationship between the Internal Register and External Data Bus in Byte Access ............... 143
Figure 4.4-6
Relationship between the Internal Register and External Data Bus for 16-bit Bus ................. 143
Figure 4.4-7
Relationship between the Internal Register and External Data Bus for 8-bit Bus ................... 143
Figure 4.4-8
External Bus Access by 16-bit Bus .......................................................................................... 145
Figure 4.4-9
External Bus Access by 8-bit Bus ............................................................................................ 146
Figure 4.4-10
Example of Connection between MB91110 and External Device ........................................... 147
Figure 4.4-11
Relationship between the Internal Register and External Data Bus in Word Access .............. 149
Figure 4.4-12
Relationship between the Internal Register and External Data Bus in Half-Word Access ...... 149
Figure 4.4-13
Relationship between the Internal Register and External Data Bus in Byte Access ............... 149
Figure 4.4-14
Relationship between the Internal Register and External Data Bus for 16-Bit Bus ................. 150
Figure 4.4-15
Relationship between the Internal Register and External Data Bus for 8-Bit Bus ................... 150
Figure 4.4-16
Example of Connection between MB91110 and External Device (16-bit bus) ........................ 151
Figure 4.4-17
Example of Connection between MB91110 and External Device (8-bit bus) .......................... 151
Figure 4.4-18
Connection of MB91110 and One 8-bit Output DRAM Device ................................................ 158
Figure 4.4-19
Connection of MB91110 and Two 8-bit Output DRAM Devices .............................................. 158
Figure 4.4-20
DRAM Device Connection to MB91110 .................................................................................. 159
Figure 4.5-1
Basic Read Cycle Timings ....................................................................................................... 163
Figure 4.5-2
Basic Write Cycle Timings ....................................................................................................... 165
Figure 4.5-3
Read Cycle Timings 1 ............................................................................................................. 167
Figure 4.5-4
Read Cycle Timings 2 ............................................................................................................. 167
Figure 4.5-5
Read Cycle Timings 3 ............................................................................................................. 167
Figure 4.5-6
Read Cycle Timings 4 ............................................................................................................. 168
Figure 4.5-7
Read Cycle Timings 5 ............................................................................................................. 168
Figure 4.5-8
Write Cycle Timings 1 .............................................................................................................. 169
Figure 4.5-9
Write Cycle Timings 2 .............................................................................................................. 169
Figure 4.5-10
Write Cycle Timings 3 .............................................................................................................. 169
Figure 4.5-11
Write Cycle Timings 4 .............................................................................................................. 170
Figure 4.5-12
Write Cycle Timings 5 .............................................................................................................. 170
Figure 4.5-13
Read-write Cycle Timings ........................................................................................................ 171
Figure 4.5-14
Automatic Wait Cycle Timings ................................................................................................. 172
Figure 4.5-15
External Wait Cycle Timings .................................................................................................... 173
Figure 4.5-16
Read Cycle Timings of the Ordinary DRAM Interface ............................................................. 174