- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45220 > MC68HC05F4FB (MOTOROLA INC) 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05F4FB |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數(shù)： | 75/130頁 |
| 文件大?。?/td> | 2089K |
| 代理商： | MC68HC05F4FB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當(dāng)前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
MC68HC05F4
MOTOROLA
5-5
CORE TIMER
5
5.3
Computer operating properly (COP) watchdog timer
The COP watchdog timer function is implemented by taking the output of the RTI circuit and
further dividing it by eight, as shown in Figure 5-1. Note that the minimum COP timeout period is
seven times the RTI period. This is because the COP will be cleared asynchronously with respect
to the value in the core timer counter register/RTI divider, hence the actual COP timeout period
will vary between 7x and 8x the RTI period. The minimum COP reset rates are shown in Table 5-2.
The COP function is a mask option, enabled or disabled during device manufacture.
If the COP circuit times out, an internal reset is generated and the normal reset vector is fetched.
A COP timeout is prevented by writing a ‘0’ to bit 0 of address $3FF0. When the COP is cleared,
only the nal divide-by-eight stage is cleared (see Figure 5-1).
5.4
Core timer during WAIT
The CPU clock halts during the WAIT mode, but the timer remains active. If the CTIMER interrupts
are enabled, then a CTIMER interrupt will cause the processor to exit the WAIT mode.
5.5
Core timer during STOP
The timer is cleared when going into STOP mode. When STOP is exited by an external interrupt
or an external reset, the internal oscillator will restart, followed by an internal processor
stabilization delay (tPORL). The timer is then cleared and operation resumes.
Table 5-2 Minimum COP reset times
Minimum COP reset at fOP frequency specied
RT1
RT0
16.384 kHz
447 kHz
895 kHz
1.789 MHz
fOP
0
7 s
256.9 ms
128.45 ms
64.19 ms
7 x RTI rate
0
1
14 s
513.8 ms
256.9 ms
128.45 ms
7 x RTI rate
1
0
28 s
1.03 s
513.8 s
256.9 ms
7 x RTI rate
1
56 s
2.06 s
1.03 s
513.8 ms
7 x RTI rate
TPG
45
05F4Book Page 5 Tuesday, August 5, 1997 1:10 pm
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05F5FN | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05F5P | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05F5CFN | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05F8B | 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC05F8FU | 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PQFP64 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05F5 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05F6 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MCU with DTMF/melody generator |
| MC68HC05F6P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| MC68HC05F8 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor(HCMOS) microcontroller unit |
| MC68HC05J1 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。