- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45220 > MC68HC05F4FB (MOTOROLA INC) 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PQFP44 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05F4FB |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 1.789 MHz, MICROCONTROLLER, PQFP44 |
| 封裝： | QFP-44 |
| 文件頁數(shù)： | 88/130頁 |
| 文件大?。?/td> | 2089K |
| 代理商： | MC68HC05F4FB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁當前第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁
MOTOROLA
6-10
MC68HC05F4
16-BIT PROGRAMMABLE TIMER
6
6.3.2
Input capture register 2 (ICR2)
The two 8-bit registers that make up the 16-bit input capture register 2 are read-only, and are used
to latch the value of the free-running counter after the input capture edge detector circuit 2 senses
a valid transition at pin TCAP2. When an input capture 2 occurs, the corresponding ag IC2F in
TSR is set. An interrupt can also accompany an input capture 2 provided the IC2IE bit in TCR1 is
set. The 8 most signicant bits are stored in the input capture 2 high register at $0024, the 8 least
signicant bits in the input capture 2 low register at $0025.
The result obtained from an input capture will be one greater than the value of the free-running
counter on the rising edge of the internal bus clock preceding the external transition. This delay is
required for internal synchronization. Resolution is one count of the free-running counter, which is
four internal bus clock cycles. The free-running counter contents are transferred to the input
capture register 2 on each valid signal transition whether the input capture 2 ag (IC2F) is set or
clear. The input capture register 2 always contains the free-running counter value that
corresponds to the most recent input capture 2. After a read of the input capture register 2 MSB
($0024), the counter transfer is inhibited until the LSB ($0025) is also read. This characteristic
causes the time used in the input capture software routine and its interaction with the main
program to determine the minimum pulse period. A read of the input capture register 2 LSB
($0024) does not inhibit the free-running counter transfer since the two actions occur on opposite
edges of the internal bus clock.
Reset does not affect the contents of the input capture register 2, except when exiting STOP mode
(see Section 6.5).
Address
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2
bit 1
bit 0
State
on reset
Input capture 2 high (ICR2H)
$0024
Undened
Input capture 2 low (ICR2H)
$0025
Undened
TPG
56
05F4Book Page 10 Tuesday, August 5, 1997 1:10 pm
相關PDF資料 |
PDF描述 |
|---|---|
| MC68HC05F5FN | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05F5P | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PDIP40 |
| MC68HC05F5CFN | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05F8B | 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC05F8FU | 8-BIT, MROM, 1.8 MHz, MICROCONTROLLER, PQFP64 |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05F5 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS Microcontroller Unit |
| MC68HC05F6 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:MCU with DTMF/melody generator |
| MC68HC05F6P | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
| MC68HC05F8 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor(HCMOS) microcontroller unit |
| MC68HC05J1 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。