參數資料
型號： MC68HC05L25PB
廠商： FREESCALE SEMICONDUCTOR INC
元件分類： 微控制器/微處理器
英文描述： 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP52
封裝： TQFP-52
文件頁數： 90/152頁
文件大?。?/td> 897K
代理商： MC68HC05L25PB
Interrupts
MC68HC05L25 Data Sheet, Rev. 3.1
42
Freescale Semiconductor
An RTI instruction is used to signify when the interrupt software service routine is completed. The RTI
instruction causes the register contents to be recovered from the stack and normal processing to resume
at the next instruction that was to be executed when the interrupt took place. Figure 6-1 shows the
sequence of events that occurs during interrupt processing.
6.3 Reset Interrupt Sequence
The reset function is not in the strictest sense an interrupt; however, it is acted upon in a similar manner
as shown in Figure 6-1. A low level input on the RESET pin or internally generated RST signal causes the
program to vector to its starting address, which is specified by the contents of memory locations $1FFE
through $1FFF. The I bit in the condition code register also is set. The MCU is configured to a known state
during this type of reset as previously described in Chapter 5 Resets.
6.4 Software Interrupt (SWI)
The SWI is an executable instruction and a nonmaskable interrupt since it is executed regardless of the
state of the I bit in the CCR. If the I bit is zero (interrupts enabled), the SWI instruction executes after
interrupts which were pending before the SWI was fetched or before interrupts generated after the SWI
was fetched. The interrupt service routine address is specified by the contents of memory locations
$1FFC and $1FFD.
6.5 Hardware Interrupts
All hardware interrupts except reset are maskable by the I bit in the CCR. If the I bit is set, all hardware
interrupts (internal and external) are disabled. Clearing the I bit enables the hardware interrupts. Two
types of hardware interrupts are explained in the following sections.
6.6 External Interrupt (IRQ)
The IRQ pin provides an asynchronous interrupt to the CPU. The IRQ pin is enabled by the IRQE bit in
the INTCR. Also see 7.4 Port C. The interrupt service routine address is specified by the contents of
memory locations $1FFA:$1FFB.
CPU instructions BIH and BIL test the pin state of the PC3/IRQ pin.
6.6.1 External Interrupt Trigger Condition
External interrupt (IRQ) is activated by the negative-edged signal.
The limit on the minimum pulse width (tILIH) is as specified. The pulse interval (tILIL) must be longer than
the interrupt service routine's service time + 21 machine cycles.
H
L
PC3/IRQ
tILIH
tILIL
相關PDF資料
PDF描述
MC68HC05LJ5P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP16
MC68HC05M4CFN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52
MC68HC05M4MFN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC52
MC68HC05P1ADWR2 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HSC05P1ADWR2 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO28
相關代理商/技術參數
參數描述
MC68HC05L28 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05L28B 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Flexible general-purpose microcomputer
MC68HC05L2B 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05L2CB 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit
MC68HC05L6 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:8-Bit Microcomputer with Liquid Crystal Driver Circuitry
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*