- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45234 > MC68HC58DW (MOTOROLA INC) 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | MC68HC58DW |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 42/102頁 |
| 文件大小： | 700K |
| 代理商： | MC68HC58DW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁
MOTOROLA
J1850 FRAME FORMAT
MC68HC58
3-10
TECHNICAL DATA
During arbitration, or even when the frame is being transmitted, if an opposite bit (a
dominant bit when a recessive bit is transmitted, or a recessive bit when a dominant
bit is transmitted) is detected, transmission is immediately stopped unless it occurs on
the eighth bit of the fourth or later bytes. In this case, the DLC automatically appends
up to two extra 1 bits, then stops transmitting. These two extra 1 bits are arbitrated nor-
mally, and do not interfere with another frame. The second 1 bit is not sent if the first
loses arbitration. If the DLC loses arbitration to another valid frame, the two extra 1 bits
do not corrupt the current frame. However, if the DLC has lost arbitration due to noise
on the J1850 bus, the two extra 1 bits ensure that the current frame is detected and
ignored as a noise-corrupted frame.
Since a zero dominates a one, the frame with the lowest value has the highest priority,
and always wins arbitration (a frame with priority 000 wins arbitration over a frame with
priority 001). This method of arbitration works no matter how many bits of priority en-
coding are contained in the frame.
If the DLC loses arbitration during the transmission of a frame, it attempts to retransmit
as soon as a valid IFS is detected on the J1850 bus. The DLC attempts to retransmit
the frame indefinitely, as long as frames with higher priorities continue to win arbitra-
tion. The host MCU can terminate the transmission by transmitting the “terminate auto
retry” command to the DLC.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC68T1P | 1 TIMER(S), REAL TIME CLOCK, PDIP16 |
| MC68HC705B16NVFNR2 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC705B16NCFNR2 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC705B16VFNR2 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
| MC68HC705B5VFNR2 | 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC52 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC68T1P | 制造商:Motorola Inc 功能描述: |
| MC68HC705B16CFN | 制造商:Motorola Inc 功能描述: |
| MC68HC705B16FN | 制造商:Rochester Electronics LLC 功能描述: |
| MC68HC705B16NB | 制造商:Rochester Electronics LLC 功能描述: |
| MC68HC705B16NCB | 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。