參數資料
型號： MPC7457EC
廠商： 飛思卡爾半導體(中國)有限公司
英文描述： RISC Microprocessor Hardware Specifications
中文描述： RISC微處理器硬件規(guī)格
文件頁數： 25/68頁
文件大?。?/td> 1755K
代理商： MPC7457EC
MPC7457 RISC Microprocessor Hardware Specifications, Rev. 5
Freescale Semiconductor
25
Electrical and Thermal Characteristics
Table 13. L3 Bus Interface AC Timing Specifications for MSUG2
At recommended operating conditions. See
Table 4
.
Parameter
Symbol
Device Revision (L3 I/O Voltage)
9
Unit
Notes
Rev 1.1. (All I/O Modes)
Rev 1.2 (1.5-V I/O Mode)
Rev 1.2
(1.8-, 2.5-V I/O Modes)
Min
Max
Min
Max
L3_CLK rise and fall time
t
L3CR
, t
L3CF
t
L3DVEH
,
t
L3DVEL
t
L3DXEH
,
t
L3DXEL
t
L3CHDV
,
t
L3CLDV
t
L3CHOV
—
0.75
—
0.75
ns
1
Setup times: Data and parity
(– t
L3CLK
/4)
+ 0.90
—
(– t
L3CLK
/4)
+ 0.70
—
ns
2, 3, 4
Input hold times: Data and parity
(t
L3CLK
/4)
+ 0.85
—
(t
L3CLK
/4)
+ 0.70
—
ns
2, 4
Valid times: Data and parity
—
(– t
L3CLK
/4)
+ 0.60
—
(– t
L3CLK
/4)
+ 0.50
ns
5, 6,
7, 8
Valid times: All other outputs
—
(t
L3CLK
/4)
+ 0.65
—
(t
L3CLK
/4)
+ 0.65
ns
5, 7, 8
Output hold times: Data and parity
t
L3CHDX
,
t
L3CLDX,
t
L3CHOX
(t
L3CLK
/4)
– 0.60
—
(t
L3CLK
/4)
– 0.50
—
ns
5, 6,
7, 8
Output hold times: All other outputs
(t
L3CLK
/4)
– 0.50
—
(t
L3CLK
/4)
– 0.50
—
ns
5, 7, 8
L3_CLK to high impedance: Data
and parity
t
L3CLDZ
—
(– t
L3CLK
/4)
+ 0.60
—
(– t
L3CLK
/4)
+ 0.60
ns
L3_CLK to high impedance: All
other outputs
t
L3CHOZ
—
(t
L3CLK
/4)
+ 0.65
—
(t
L3CLK
/4)
+ 0.65
ns
Notes
:
1.
2.
Rise and fall times for the L3_CLK output are measured from 20% to 80% of GV
DD
.
For DDR, all input specifications are measured from the midpoint of the signal in question to the midpoint voltage of the
rising or falling edge of the input L3_ECHO_CLK
n
(see
Figure 10
). Input timings are measured at the pins.
For DDR, the input data will typically follow the edge of L3_ECHO_CLK
n
as shown in
Figure 10
. For consistency with other
input setup time specifications, this will be treated as negative input setup time.
t
L3_CLK
/4 is one-fourth the period of L3_CLK
n
. This parameter indicates that the MPC7457 can latch an input signal that is
valid for only a short time before and a short time after the midpoint between the rising and falling (or falling and rising)
edges of L3_ECHO_CLK
n
at any frequency.
All output specifications are measured from the midpoint voltage of the rising (or for DDR write data, also the falling) edge
of L3_CLK to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume
a purely resistive 50-
load (see
Figure 8
).
For DDR, the output data will typically lead the edge of L3_CLK
n
as shown in
Figure 10
. For consistency with other output
valid time specifications, this will be treated as negative output valid time.
t
L3_CLK
/4 is one-fourth the period of L3_CLK
n
. This parameter indicates that the specified output signal is actually launched
by an internal clock delayed in phase by 90°. Therefore, there is a frequency component to the output valid and output hold
times such that the specified output signal will be valid for approximately one L3_CLK period starting three-fourths of a clock
before the edge on which the SRAM will sample it and ending one-fourth of a clock period after the edge it will be sampled.
Assumes default value of L3OHCR. See
Section 5.2.4.1, “Effects of L3OHCR Settings on L3 Bus AC Specifications
,” for
more information.
L3 I/O voltage mode must be configured by L3VSEL as described in
Table 3
, and voltage supplied at GV
DD
must match
mode selected as specified in
Table 4
. See
Table 23
for revision level information and part marking.
3.
4.
5.
6.
7.
8.
9.
相關PDF資料
PDF描述
MPC8241TZQ200C Intergrated Processor Hardware Specifications
MPC8241TZQ266C Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT06; Number of Contacts:30; Connector Shell Size:18; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight
MPC8241TZQ266D Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT06; No. of Contacts:30; Connector Shell Size:18; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight
MPC8241 Intergrated Processor Hardware Specifications
MPC8241TZP166C Intergrated Processor Hardware Specifications
相關代理商/技術參數
參數描述
MPC745BPX300LE 功能描述:微處理器 - MPU 255 PBGAREV2.8105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC745BPX350LE 功能描述:微處理器 - MPU 255 PBGAREV2.8105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC745BVT300LE 功能描述:微處理器 - MPU GF REV2.8105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC745BVT350LE 功能描述:微處理器 - MPU GF REV2.8105C RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
MPC745CPX350LE 功能描述:微處理器 - MPU GF REV 2.8 105C 6W RoHS:否 制造商:Atmel 處理器系列:SAMA5D31 核心:ARM Cortex A5 數據總線寬度:32 bit 最大時鐘頻率:536 MHz 程序存儲器大小:32 KB 數據 RAM 大小:128 KB 接口類型:CAN, Ethernet, LIN, SPI,TWI, UART, USB 工作電源電壓:1.8 V to 3.3 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-324
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*