- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45388 > MSC7119VM1200 (FREESCALE SEMICONDUCTOR INC) 0-BIT, 300 MHz, OTHER DSP, PBGA400 PDF資料下載
參數(shù)資料
| 型號： | MSC7119VM1200 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 0-BIT, 300 MHz, OTHER DSP, PBGA400 |
| 封裝： | LEAD FREE, MAPBGA-400 |
| 文件頁數(shù)： | 16/60頁 |
| 文件大小： | 1138K |
| 代理商： | MSC7119VM1200 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
Electrical Characteristics
MSC7119 Data Sheet, Rev. 8
Freescale Semiconductor
23
2.5.2.3
Multiplication Factor Range
The multiplier block output frequency ranges depend on the divided input clock frequency as shown in Table 10.
2.5.2.4
Allowed Core Clock Frequency Range
The frequency delivered to the core, extended core, and peripherals depends on the value of the CLKCTRL[RNG] bit as shown
in Table 11.
This bit along with the CKSEL determines the frequency range of the core clock.
2.5.2.5
Core Clock Frequency Range When Using DDR Memory
The core clock can also be limited by the frequency range of the DDR devices in the system. Table 13 summarizes this
restriction.
Table 10. PLLMLTF Ranges
Multiplier Block (Loop) Output Range
Minimum PLLMLTF Value
Maximum PLLMLTF Value
266
≤ [Divided Input Clock × (PLLMLTF + 1)] ≤ 532 MHz
266/Divided Input Clock
532/Divided Input Clock
Note:
This table results from the allowed range for FLoop. The minimum and maximum multiplication factors are dependent on the
frequency of the Divided Input Clock.
Table 11. Fvco Frequency Ranges
CLKCTRL[RNG] Value
Allowed Range of Fvco
1
266
≤ Fvco ≤ 532 MHz
0
133
≤ Fvco ≤ 266 MHz
Note:
This table results from the allowed range for Fvco, which is FLoop modified by CLKCTRL[RNG].
Table 12. Resulting Ranges Permitted for the Core Clock
CLKCTRL[CKSEL]
CLKCTRL[RNG]
Resulting
Division
Factor
Allowed Range
of Core Clock
Comments
11
1
266
≤ core clock ≤ 300 MHz
Limited by maximum core
frequency
11
0
2
133
≤ core clock ≤ 266 MHz
Limited by range of PLL
01
1
2
133
≤ core clock ≤ 266 MHz
Limited by range of PLL
01
0
4
66.5
≤ core clock ≤ 133 MHz
Limited by range of PLL
Note:
This table results from the allowed range for FOUT, which depends on clock selected via CLKCTRL[CKSEL].
Table 13. Core Clock Ranges When Using DDR
DDR Type
Allowed Frequency
Range for DDR CK
Corresponding Range
for the Core Clock
Comments
DDR 200 (PC-1600)
83–100 MHz
166
≤ core clock ≤ 200 MHz
Core limited to 2
× maximum DDR frequency
DDR 266 (PC-2100)
83–133 MHz
166
≤ core clock ≤ 266 MHz
Core limited to 2
× maximum DDR frequency
DDR 333 (PC-2600)
83–150 MHz
166
≤ core clock ≤ 300 MHz
Core limited to 2
× maximum DDR frequency
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MSC8102M4000 | 32-BIT, 75 MHz, OTHER DSP, CBGA431 |
| MSC8122TVT6400 | 32-BIT, 400 MHz, OTHER DSP, PBGA431 |
| MSC8122TVT4800V | 32-BIT, 300 MHz, OTHER DSP, PBGA431 |
| MSC8122MP8000 | 32-BIT, 500 MHz, OTHER DSP, PBGA431 |
| MSC8144ETVT800B | 133 MHz, OTHER DSP, PBGA783 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MSC711XADS | 功能描述:開發(fā)板和工具包 - 其他處理器 DEV SYS FOR FSL 711X DEV RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| MSC711XEVM | 功能描述:開發(fā)板和工具包 - 其他處理器 EVAL KIT W/FULL LIC CW RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| MSC711XEVMT | 功能描述:KIT EVAL W/FULL LIC CW RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:* 標準包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| MSC7121VRF | 制造商:Freescale Semiconductor 功能描述:GPON UMC 140 MHZ - Trays |
| MSC7128 | 制造商:OKI 制造商全稱:OKI electronic componets 功能描述:5 x 7-Dot Character x 16-Digit Display Controller/Driver |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。