參數(shù)資料
型號: MSC8101VT1375F
廠商: Freescale Semiconductor
文件頁數(shù): 25/104頁
文件大小: 0K
描述: IC DSP 16BIT 250MHZ 332-FCPBGA
標準包裝: 90
系列: StarCore
類型: SC140 內(nèi)核
接口: 通信處理器模塊(CPM)
時鐘速率: 275MHz
非易失內(nèi)存: 外部
芯片上RAM: 512kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.60V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 332-BFBGA,F(xiàn)CPBGA
供應商設備封裝: 332-FCBGA(17x17)
包裝: 托盤
CPM Ports
MSC8101 Technical Data, Rev. 19
Freescale Semiconductor
1-23
PB23
FCC2: TXD1
MII and HDLC nibble
SI1 TDMA1: L1RXD2
TDM nibble
SI2 TDMD2: L1TXD
TDM serial
Output
Input
Output
FCC2: MII and HDLC Nibble: Transmit Data Bit 1
TXD1 is bit 1 of the transmit data nibble.
Time-Division Multiplexing A1: Nibble Layer 1 Receive Data Bit 2
L1RXD2 is bit 2 of the receive data nibble.
Time-Division Multiplexing D2: Layer 1 Transmit Data
TDMA1 transmits serial data out of L1TXD.
PB22
FCC2: TXD0
MII and HDLC nibble
FCC2: TXD
HDLC serial and transparent
SI1 TDMA1: L1RXD1
TDM nibble
SI2 TDMD2: L1RXD
TDM serial
Output
Input
FCC2: MII and HDLC Nibble Transmit Data Bit 0
TXD0 is bit 0 and the least significant bit of the transmit data nibble.
FCC2: HDLC Serial and Transparent Transmit Data
Serial data is transmitted via TXD.
Time-Division Multiplexing A1: Nibble Layer 1 Receive Data Bit 1
L1RXD1 is bit 1 of the receive data nibble.
Time-Division Multiplexing D2: Layer 1 Receive Data
Serial data is received via L1RXD.
PB21
FCC2: RXD0
MII and HDLC nibble
FCC2: RXD
HDLC serial and transparent
SI1 TDMA1: L1TXD2
TDM nibble
SI2 TDMD2: L1TSYNC
TDM serial
Input
Output
Input
FCC2: MII and HDLC Nibble Receive Data Bit 0
RXD0 is bit 0 and the least significant bit of the receive data nibble.
FCC2: HDLC Serial and Transparent Receive Data
Serial data is received via RXD.
Time-Division Multiplexing A1: Nibble Layer 1 Transmit Data Bit 2
L1TXD2 is bit 2 of the transmit data nibble.
Time-Division Multiplexing D2: Layer 1 Transmit Synchronize Data
The synchronizing signal for the transmit channel. See the Serial
Interface with Time-Slot Assigner chapter in the MSC8101 Reference
Manual.
PB20
FCC2: RXD1
MII and HDLC nibble
SI1 TDMA1: L1TXD1
TDM nibble
SI2 TDMD2: L1RSYNC
TDM serial
Input
Output
Input
FCC2: MII and HDLC Nibble: Receive Data Bit 1
RXD1 is bit 1 of the receive data nibble.
Time-Division Multiplexing A1: Nibble Layer 1 Transmit Data Bit 1
L1TXD1 is bit 1 of the transmit data nibble.
Time-Division Multiplexing D2: Layer 1 Receive Synchronize Data
The synchronizing signal for the receive channel.
PB19
FCC2: RXD2
MII and HDLC nibble
I2C: SDA
Input
Input/ Output
FCC2: MII and HDLC Nibble Receive Data Bit 2
RXD2 is bit 2 of the receive data nibble.
I2C: Inter-Integrated Circuit Serial Data
The I2C interface comprises two signals: serial data (SDA) and serial
clock (SDA). The I2C controller uses a synchronous, multimaster bus
that can connect several integrated circuits on a board. Clock rates run
up to 520 kHz@25 MHz system clock.
Table 1-8.
Port B Signals (Continued)
Name
Dedicated
I/O Data
Direction
Description
General-
Purpose I/O
Peripheral Controller:
Dedicated I/O
Protocol
相關(guān)PDF資料
PDF描述
EBC10DRXS CONN EDGECARD 20POS DIP .100 SLD
TACA107M004RTA CAP TANT 100UF 4V 20% 1206
HCC07DRXI CONN EDGECARD 14POS DIP .100 SLD
FMC13DRAH CONN EDGECARD 26POS R/A .100 SLD
EMM44DRXS CONN EDGECARD 88POS DIP .156 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MSC8101VT1500F 功能描述:IC DSP 16BIT 250MHZ 332-FCPBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:StarCore 標準包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應商設備封裝:431-FCPBGA(20x20) 包裝:托盤
MSC8102 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC81020 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:RF & MICROWAVE TRANSISTORS GENERAL PURPOSE AMPLIFIER APPLICATIONS
MSC8102M4000 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor
MSC8102M4400 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Quad Core 16-Bit Digital Signal Processor