參數(shù)資料
型號(hào): MT46V32M16TG-75ELIT
元件分類: DRAM
英文描述: 32M X 16 DDR DRAM, 0.75 ns, PDSO66
封裝: 0.400 INCH, PLASTIC, TSOP-66
文件頁數(shù): 64/82頁
文件大?。?/td> 2855K
代理商: MT46V32M16TG-75ELIT
512Mb: x4, x8, x16
DDR SDRAM
09005aef80a1d9e7
Micron Technology, Inc., reserves the right to change products or specifications without notice.
512MBDDRx4x8x16_2.fm - Rev. H 7/04 EN
67
2000 Micron Technology, Inc. All rights reserved.
Figure 40: x4, x8 Data Output Timing – tDQSQ, tQH, and Data Valid Window
NOTE:
1. DQ transitioning after DQS transition define tDQSQ window. DQS transitions at T2 and at T2n are an “early DQS,” at T3
is a “nominal DQS,” and at T3n is a “l(fā)ate DQS.”
2. For a x4, only two DQ apply.
3. tDQSQ is derived at each DQS clock edge and is not cumulative over time and begins with DQS transition and ends with
the last valid DQ transition.
4. tQH is derived from tHP: tQH = tHP - tQHS.
5. tHP is the lesser of tCL or tCH clock transition collectively when a bank is active.
6. The data valid window is derived for each DQS transitions and is defined as tQH minus tDQSQ.
DQ (Last data valid)
DQ2
DQS1
DQ (Last data valid)
DQ (First data no longer valid)
All DQ and DQS, collectively6
Earliest signal transition
Latest signal transition
T2
T2n
T3
T3n
CK
CK#
T1
T2
T3
T4
T2n
T3n
tQH4
tHP5
tQH4
tHP5
tQH4
tDQSQ3
Data
Valid
window
Data
Valid
window
Data
Valid
window
Data
Valid
window
相關(guān)PDF資料
PDF描述
MT46V32M16BN-5BLIT 32M X 16 DDR DRAM, 0.7 ns, PBGA60
MT46V32M81AZ4-6T:G 32M X 4 DDR DRAM, 0.75 ns, PDSO66
MT47H128M8HV-187ELIT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT47H128M8HQ-187ELAT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT46V32M16TG-75L 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M16TG-75Z 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M16TG-75ZL 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM