參數資料
型號: MT46V32M16TG-75ELIT
元件分類: DRAM
英文描述: 32M X 16 DDR DRAM, 0.75 ns, PDSO66
封裝: 0.400 INCH, PLASTIC, TSOP-66
文件頁數: 66/82頁
文件大?。?/td> 2855K
代理商: MT46V32M16TG-75ELIT
512Mb: x4, x8, x16
DDR SDRAM
09005aef80a1d9e7
Micron Technology, Inc., reserves the right to change products or specifications without notice.
512MBDDRx4x8x16_2.fm - Rev. H 7/04 EN
69
2000 Micron Technology, Inc. All rights reserved.
Figure 42: Data Output Timing – tAC and tDQSCK
NOTE:
1. tDQSCK is the DQS output window relative to CK and is the “l(fā)ong term” component of DQS skew.
2. DQ transitioning after DQS transition define tDQSQ window.
3. All DQ must transition by tDQSQ after DQS transitions, regardless of tAC.
4. tAC is the DQ output window relative to CK, and is the “l(fā)ong term” component of DQ skew.
5. tLZ (MIN) and tAC (MIN) are the first valid signal transition.
6. tHZ (MAX),and tAC (MAX) are the latest valid signal transition.
7. READ command with CL = 2 issued at T0.
CK
CK#
DQS, or LDQS/UDQS2
T07
T1
T2
T3
T4
T5
T2n
T3n
T4n
T5n
T6
tRPST
tLZ (MIN)
tDQSCK1 (MAX)
tDQSCK1 (MIN)
tDQSCK1 (MAX)
tDQSCK1 (MIN)
tHZ(MAX)
tRPRE
DQ (Last data valid)
DQ (First data valid)
All DQ values, collectively3
tAC4 (MIN)
tAC4 (MAX)
tLZ (MIN)
tHZ (MAX)
T2
T2n
T3n
T4n
T5n
T2n
T3n
T4n
T5n
T3
T4
T5
T2
T3
T4
T5
T3
相關PDF資料
PDF描述
MT46V32M16BN-5BLIT 32M X 16 DDR DRAM, 0.7 ns, PBGA60
MT46V32M81AZ4-6T:G 32M X 4 DDR DRAM, 0.75 ns, PDSO66
MT47H128M8HV-187ELIT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT47H128M8HQ-187ELAT:E 128M X 8 DDR DRAM, 0.35 ns, PBGA60
MT48LC2M32B1TG-7 2M X 32 SYNCHRONOUS DRAM, 5.5 ns, PDSO86
相關代理商/技術參數
參數描述
MT46V32M16TG-75L 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M16TG-75Z 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM
MT46V32M16TG-75ZL 制造商:MICRON 制造商全稱:Micron Technology 功能描述:DOUBLE DATA RATE DDR SDRAM