- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383644 > MT9074 (Mitel Networks Corporation) T1/E1/J1 Single Chip Transceiver PDF資料下載
參數(shù)資料
| 型號： | MT9074 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 Single Chip Transceiver |
| 中文描述： | T1/E1/J1收發(fā)單芯片收發(fā)器 |
| 文件頁數(shù)： | 103/122頁 |
| 文件大?。?/td> | 372K |
| 代理商： | MT9074 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁當(dāng)前第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁
Advance Information
MT9074
103
Bit
Name
Functional Description
7
GA
Go Ahead.
Indicates a go-ahead
pattern was detected by the HDLC
receiver. This bit is reset after a
read.
6
RxEOP
End Of Packet Detected.
This bit
is set when an end of packet
(EOP) byte was written into the RX
FIFO by the HDLC receiver. This
can be in the form of a flag, an
abort sequence or as an invalid
packet. This bit is reset after a
read.
5
TxEOP
Transmit End Of Packet.
This bit
is set when the transmitter has
finished sending the closing flag of
a packet or after a packet has
been aborted. This bit is reset after
read.
4
RxFE
End Of Packet Read.
This bit is
set when the byte about to be read
from the RX FIFO is the last byte of
the packet. It is also set if the Rx
FIFO is read and there is no data in
it. This bit is reset after a read.
3
TXFL
TX FIFO Low.
This bit is set when
the Tx FIFO is emptied below the
selected low threshold level. This
bit is reset after a read.
2
FA:
TxUND
ER
Frame Abort/TX FIFO Under-
run.
When Intsel bit of Control Reg-
ister 2 is low, this bit (FA) is set
when a frame abort is received dur-
ing packet reception. It must be re-
ceived after a minimum number of
bits have been received (26) other-
wise it is ignored.
When INTSEL bit of Control
Register 2 is high, this bit is set for
a TX FIFO underrun indication. If
high it Indicates that a read by the
transmitter was attempted on an
empty Tx FIFO.
This bit is reset after a read.
Table 148 - HDLC Interrupt Status Register
(Page B & C, Address 17H)
1
RXFF
RX FIFO Full.
This bit is set when
the Rx FIFO is filled above the
selected full threshold level. This
bit is reset after a read.
0
RxOVF
RX FIFO Overflow.
Indicates that
the 128 byte RX FIFO overflowed
(i.e. an attempt to write to a 128
byte full RX FIFO). The HDLC will
always disable the receiver once
the receive overflow has been
detected. The receiver will be re-
enabled upon detection of the next
flag, but will overflow again unless
the RX FIFO is read. This bit is
reset after a read.
Bit
Name
Functional Description
7-0
CRC1
5-8
The MSB byte of the CRC received
from the transmitter
. These bits are
as the transmitter sent them; that is,
most significant bit first and inverted.
This register is updated at the end of
each received packet and therefore
should be read when end of packet is
detected.
Table 149 - Receive CRC MSB Register
(Page B & C, Address 18H)
Bit
Name
Functional Description
7-0
CRC7-0
The LSB byte of the CRC received
from the transmitter
. These bits
are as the transmitter sent them;
that is, most significant bit first and
inverted. This register is updated at
the end of each received packet and
therefore should be read when end
of packet is detected.
Table 150 - Receive CRC LSB Register
(Page B & C, Address 19H)
Bit
Name
Functional Description
Table 148 - HDLC Interrupt Status Register
(Page B & C, Address 17H)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9074AL | T1/E1/J1 Single Chip Transceiver |
| MT9074AP | T1/E1/J1 Single Chip Transceiver |
| MT9074 | T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器) |
| MT9075B | E1 Single Chip Transceiver |
| MT9075B | E1 Single Chip Transceiver(E1單片收發(fā)器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9074_05 | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver |
| MT9074AL | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays |
| MT9074AL1 | 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays |
| MT9074AP | 制造商:Microsemi Corporation 功能描述: |
| MT9074AP1 | 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。