
Advance Information
MT9074
91
3
LOSI
Loss
When unmasked this interrupt
bit goes high whenever a loss of
signal (either analog - received
signal 20 or 40 dB below
nominal
or
digital
consecutive
0’s
condition exists.
of
Signal
Interrupt
.
-
192
received)
2
CEFI
Consecutively Errored Frame
Alignment
Interrupt
.
unmasked this interrupt bit goes
high whenever the error in last
two frame alignment signals
occurs. Reading this register
clears this bit.
When
1
YI
Receive Y-bit Interrupt
. When
unmasked this interrupt goes
high whenever a change of
status
loss
alignment occurs. Reading this
register clears this bit.
of
multiframe
0
RxSLPI
Receive SLIP Interrupt
. When
unmasked this interrupt bit goes
high whenever a controlled
frame slip occurs in the receive
elastic buffer. Reading this
register clears this bit.
Bit
Name
Functional Description
Table 126 - Interrupt Word Zero
(Page 4, Address 1BH) (E1)
Bit
Name
Functional Description
7
FERRI
Errored
Signal Interrupt.
When unmasked
this
interrupt
whenever an erroneous bit in
frame alignment signal is detected
(provided the circuit is in terminal
frame sync). Reading this register
clears this bit.
Framing
Alignment
bit
goes
high
6
CRCERRI
CRC-4 Error Interrupt
. When
unmasked this interrupt bit goes
high whenever a local CRC-4 error
occurs.
Reading
clears this bit.
this
register
5
EBITI
Receive E-bit Error Interrupt
.
When unmasked this interrupt bit
goes high upon detection of a
wrong E-bit in multiframe. Reading
this register clears this bit.
4
AIS16I
Alarm
Interrupt
. When unmasked this
interrupt bit goes high whenever all
ones in time slot 16 occur.Reading
this register clears this bit.
Indication
Signal
3
BPVI
Bipolar Violation Interrupt
. When
unmasked this interrupt bit goes
high whenever a bipolar violation
(excluding HDB3 encoding) is
encountered.
register clears this bit.
Reading
this
2
PRBSERR
I
Pseudo Random Bit Sequence
Error Interrupt
. When unmasked
this interrupt bit goes high upon
detection of an error with a
channel selected for PRBS testing.
Reading this register clears this bit.
1
AUXPI
Auxiliary
Interrupt
. When unmasked this
interrupt bit goes high whenever a
sequence of 512 bit consecutive
101010.
occur.
register clears this bit.
Pattern
Alarm
Reading
this
0
RAII
Remote
Interrupt.
When unmasked this
interrupt bit goes high
whenever the bit 3 of non-frame
alignment signal is high. Reading
this register clears this bit.
alarm
Indication
Table 127 - Interrupt Word One
(Page 4, Address 1CH) (E1)