參數(shù)資料
型號(hào)： MT9074
廠商： Mitel Networks Corporation
英文描述： T1/E1/J1 Single Chip Transceiver
中文描述： T1/E1/J1收發(fā)單芯片收發(fā)器
文件頁(yè)數(shù)： 55/122頁(yè)
文件大?。?/td> 372K
代理商： MT9074
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)當(dāng)前第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Advance Information
MT9074
55
Bit
Name
Functional Description
7
TFSYNC
Terminal Frame Synchroniza-
tion
. Indicates the Terminal
Frame Synchronization status (1
- loss; 0 - acquired). For ESF
links terminal frame synchroni-
zation and multiframe synchro-
nization are synonymous.
6
MFSYN
C
Multiframe
Indicates the Multiframe Syn-
chronization status (1 - loss; 0 -
acquired). For ESF links multi-
frame synchronization and ter-
minal frame synchronization are
synonymous.
Synchronization.
5
SE
Severely Errored Frame
. This
bit toggles when 2 of the last 6
received framing bits are in
error.
The
monitored are the ESF framing
bits for ESF links, the Ft bits for
SLC-96 links and a combination
of Ft and Fs bits for D4 links
(See Framing Mode Selection
Word - page 1 address 10H).
framing
bits
4
LOS
Digital Los Of Signal.
This bit
goes high after the detection of
192 consecutive zeros. It returns
low when the incoming pulse
density exceeds 12.5% over a
250 ms period
3 - 0
- - -
Unused
.
Table 45 - Synchronization Status Word
(Page 3, Address 10H) (T1)
Bit
Name
Functional Description
7
D4YALM
D4 Yellow Alarm.
This bit is set if
bit position 2 of virtually every
DS0 channel is a zero for a period
of 600 milliseconds. The alarm is
tolerant of errors by permitting up
to 16 ones in a 48 millisecond
integration period. The alarm
clears in 200 milliseconds after
being removed from the line.
Table 46 - Alarm Status Word
(Page 3, Address 11H) (T1)
6
D4Y48
D4
millisecond sample
. This bit is
set if bit position 2 of virtually
every DS0 channel is a zero for a
period of 48 milliseconds. The
alarm is tolerant of errors by
permitting up to 16 ones in the
integration period. This bit is
updated every 48 milliseconds.
Yellow
Alarm
-
48
5
SECYEL
Secondary D4 Yellow Alarm
.
This bit is set if 2 consecutive ’1’s
are received in the Sbit position of
the 12th frame of the D4
superframe.
4
ESFYEL
ESF Yellow Alarm
. This bit sets if
the
ESF
0000000011111111 is received in
seven or more codewords out of
ten.
yellow
alarm
3
BLUE
Blue Alarm
. This bit is set if less
than 6 zeros are received in a 3
millisecond window.
2
PDV
Pulse Density Violation
. This bit
toggles if RxB8ZS is set high, it
will toggle upon detection of 8
consecutive zeros. If RxB8ZS is
set low, it will toggle upon
detection of 16 consecutive
zeros on the line data, or if there
are less than N ones in a window
of 8(N+1) bits - where N=1 to 23.
1
LLED
Line Loopback Enable Detect.
This bit will be set when a framed
or unframed repeating pattern of
00001 has been detected during a
48 millisecond interval. Up to
fifteen errors are permitted per
integration period.
0
LLDD
Line Loopback Disable Detect
.
This bit will be set when a framed
or unframed repeating pattern of
001 has been detected during a
48 millisecond interval. Up to
fifteen errors are permitted per
integration period.
Bit
Name
Functional Description
Table 46 - Alarm Status Word
(Page 3, Address 11H) (T1)
相關(guān)PDF資料
PDF描述
MT9074AL T1/E1/J1 Single Chip Transceiver
MT9074AP T1/E1/J1 Single Chip Transceiver
MT9074 T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器)
MT9075B E1 Single Chip Transceiver
MT9075B E1 Single Chip Transceiver(E1單片收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9074_05 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver
MT9074AL 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AL1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AP 制造商:Microsemi Corporation 功能描述:
MT9074AP1 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*