參數(shù)資料
型號(hào): MT9074AL
廠商: Mitel Networks Corporation
英文描述: T1/E1/J1 Single Chip Transceiver
中文描述: T1/E1/J1收發(fā)單芯片收發(fā)器
文件頁(yè)數(shù): 20/122頁(yè)
文件大?。?/td> 372K
代理商: MT9074AL
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)當(dāng)前第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
MT9074
Advance Information
20
successive read/write operations to the HDLC FIFO
is required.
Table 13 associates the MT9074 control and status
pages with access and page descriptions.
Identification Code
The MT9074 shall be identified by the code
10101111, read from the identification code status
register (page 03H, address 1FH).
ST-BUS Streams
In T1 mode, there is one control and one status ST-
BUS stream that can be used to program / access
channel associated signalling nibbles. CSTo contains
the received channel associated signalling bits, and
for those channels whose Per Time Slot Control word
bit 1 "RPSIG" is set low, CSTi is used to control the
transmit channel associated signalling. The DSTi
and DSTo streams contain the transmit and receive
voice and digital data. Only 24 of the 32 ST-BUS
channels are used for each of DSTi, DSTo, CSTi and
CSTo. In each case individual channel mapping is as
illustrated in Table , “Table 6 - STBUS vs. DS1 to
Channel Relationship(T1),” on page 14.
In E1 mode, the ST-BUS stream can also be used to
access channel associated signalling nibbles. CSTo
contains the received channel associated signalling
bits (e.g., ITU-T R1 and R2 signalling),and for those
channels whose Per Time Slot Control word bit 1
"RPSIG" is set low, CSTi is used to control the
transmit channel associated signalling. The DSTi
and DSTo streams contain the transmit and receive
voice and digital data.
Only 30 of the 32 ST-BUS channels are used for
each of DSTi, DSTo, CSTi and CSTo. In each case
individual channel mapping is as illustrated in Table
10 Time slot to Channel Relationship.
Reset Operation (Initialization)
The MT9074 can be reset using the hardware
RESET pin (see pin description for external reset
circuit requirements) for T1 and (pin 11 in PLCC, pin
84 in MQFP) or the software reset bit RST (page 1H,
address 1AH) for E1/T1. When the device emerges
from its reset state it will begin to function with the
default settings described in Table 14 (T1) and Table
15 (E1), all control registers default to 00H. A reset
operation takes 1 full frame (125 us) to complete.
Table 15 - Reset Status(E1)
Transmit Data All Ones (TxAO
)
Operation
The TxAO (Transmit all ones) pin allows the PRI
interface to transmit an all ones signal from the point
of power-up without writing to any control registers.
During this time the IRQ pin is tristated. After the
interface has been initialized normal operation can
take place by making TxAO high.
Function
Mode
Loopbacks
SLC-96
Zero Coding
Line Codes
Data Link
Signalling
AB/ABCD Bit
Debounce
Interrupts
Error Insertion
HDLC0,1
Counters
Transmit Data
Status
D4
Deactivated
Deactivated
Deactivated
Deactivated
Serial Mode
CAS Registers
Deactivated
masked
Deactivated
Deactivated
Cleared
All Ones
Table 14 - Reset Status(T1)
Function
Mode
Loopbacks
Transmit FAS
Transmit non-FAS
Transmit MFAS (CAS)
Data Link
CRC Interworking
Signalling
ABCD Bit Debounce
Interrupts
RxMF Output
Error Insertion
HDLCs
Counters
Transmit Data
Status
Termination
Deactivated
C
n
0011011
1/S
n
1111111
00001111
Deactivated
Activated
CAS Registers
Deactivated
Masked
Signalling Multiframe
Deactivated
Deactivated
Cleared
All Ones
相關(guān)PDF資料
PDF描述
MT9074AP T1/E1/J1 Single Chip Transceiver
MT9074 T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器)
MT9075B E1 Single Chip Transceiver
MT9075B E1 Single Chip Transceiver(E1單片收發(fā)器)
MT9075 E1 Single Chip Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9074AL1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AP 制造商:Microsemi Corporation 功能描述:
MT9074AP1 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC
MT9074APR 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver
MT9074APR1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel