參數(shù)資料
型號(hào): MT9074AL
廠商: Mitel Networks Corporation
英文描述: T1/E1/J1 Single Chip Transceiver
中文描述: T1/E1/J1收發(fā)單芯片收發(fā)器
文件頁(yè)數(shù): 39/122頁(yè)
文件大小: 372K
代理商: MT9074AL
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Advance Information
MT9074
39
more than a millisecond or when more than
192 zeros have been received in a row. A
loss of signal condition will terminate when
an average ones density of at least 12.5%
has been received over a period of 255
contiguous pulse positions starting with a
pulse.
Remote Signalling Multiframe Alarm - (Y-bit)
of the multiframe alignment signal.
The alarm reporting latch (address 12H page 04H)
contains a register whose bits are set high for
selected alarms. These bits stay high until the
register is read. This allows the controller to record
intermittent or sporadic alarm occurrences.
Automatic Alarms
In E1 mode the transmission of RAI and signalling
multiframe alarms can be made to function
automatically from control bits ARAI and AUTY
(page 01H, address 10H). When ARAI = 0 and basic
frame synchronization is lost (SYNC = 1), the
MT9074 will automatically transmit the RAI alarm
signal to the far end of the link. The transmission of
this alarm signal will cease when basic frame
alignment is acquired.
When AUTY = 0 and signalling multiframe alignment
is not acquired (MFSYNC = 1), the MT9074 will
automatically transmit the multiframe alarm (Y-bit)
signal to the far end of the link. This transmission will
cease when signalling multiframe alignment is
acquired.
Detected Events and Words
T1 mode
Severely Errored Frame Event
In T1 mode bit 5 page 3H address 10H toggles
whenever a sliding window detects 2 framing errors
events (Ft or ESF) in a sliding window of 6.
Loop Code Detect
T1.403 defines SF mode line loopback activate and
deactivate codes. These codes are either a framed
or un-framed repeating bit sequence of 00001 for
activation or 001 for deactivation. The standard goes
on to say that these codes will persist for five
seconds or more before the loopback action is taken.
In T1 mode MT9074 will detect both framed and
unframed line activate and de-activate codes even in
the presence of a BER of 3 x 10-3. Line Loopback
Disable Detect - LLDD - in the Alarm Status Word
(bit 0 address 11H of page 3H) will be asserted when
a repeating 001 pattern (either framed or unframed)
has persisted for 48 milliseconds. Line Loopback
Enable Detect LLED in the Alarm Status Word will be
asserted when a repeating 00001 pattern (either
framed
or
unframed)
milliseconds.
has
persisted
for
48
Pulse Density Violation Detect
In T1 mode bit 2 of address 11H on page 3H (PDV)
toggles if the receive data fails to meet ones density
requirements. It will toggle upon detection of 16
consecutive zeros on the line data, or if there are
less than N ones in a window of 8(N+1) bits - where
N = 1 to 23.
Timer Outputs
In T1 mode MT9074 has a one second timer derived
from the 20 Mhz oscillator pins. The timer may be
used
to
trigger
interrupts
performance messaging.
for
T1.403/408
E1 mode
Consecutive Frame Alignment Patterns (CONFAP)
Two consecutive frame alignment signals in error.
Receive Frame Alignment Signals
These bits are received on the PCM 30 and link in bit
positions two to eight of time slot 0 - frame alignment
signal. These signals form the frame alignment
signal and should be 0011011.
Receive Non Frame Alignment Signal
This signal is received on the PCM 30 and link in bit
position two of time slot 0 - non frame alignment
signal.
Receive Multiframe Alignment Signals
These signal are received on the PCM 30 and link in
bit position one to four of time slot 16 of frame zero
of every signalling multiframe.
Interrupts
The MT9074 has an extensive suite of maskable
interrupts, which are divided into four categories
based on the type of event that caused the interrupt.
Each interrupt has an associated mask and interrupt
bit. When an unmasked interrupt event occurs, IRQ
will go low and one or more bits of the appropriate
interrupt register will go high. After each interrupt
register is read it is automatically cleared. When all
相關(guān)PDF資料
PDF描述
MT9074AP T1/E1/J1 Single Chip Transceiver
MT9074 T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器)
MT9075B E1 Single Chip Transceiver
MT9075B E1 Single Chip Transceiver(E1單片收發(fā)器)
MT9075 E1 Single Chip Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9074AL1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AP 制造商:Microsemi Corporation 功能描述:
MT9074AP1 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC
MT9074APR 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver
MT9074APR1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel