參數(shù)資料
型號(hào): MT9074AL
廠商: Mitel Networks Corporation
英文描述: T1/E1/J1 Single Chip Transceiver
中文描述: T1/E1/J1收發(fā)單芯片收發(fā)器
文件頁(yè)數(shù): 41/122頁(yè)
文件大小: 372K
代理商: MT9074AL
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Advance Information
MT9074
41
Digital Framer Mode
T1 mode
Setting bit 4 in the Configuration Control Word
(address 10H of Master Control Page 2) disables the
LIU and converts the MT9074 into a digital T1
transceiver.
The
digital
backplane maps into transmit and receive digital
1.544 Mb/s streams. The 1.544 Mb/s transmit
streams may be formatted for single phase NRZ (by
setting bit 7 of the LIU Control Word - Master Page 1
high) or two phase NRZ. The data rate conversion
(between 2.048 Mb/s and 1.544 Mb/s) is done within
the MT9074. The transmit 1.544 MHz clock is
internally generated from a PLL that locks onto the
input C4b clock. This clock is then output on pin
E1.5o (PLCC pin 44 - QFP pin 32). The digital 1.544
Mb/s transmit data is output on pins TXA and TXB
(PLCC pins 37,38 - QFP pins 18,19) with the rising
edge of C1.5o. Receive digital data is clocked in on
pins RRING and RTIP. This data is clocked in with
the rising edge of the input 1.544 Mhz clock S/FR/
E1.5i (PLCC pin 66, QFP pin 63). Coding is optional
under software control.
2.048
Mb/s
ST-BUS
E1 mode
Setting bit 4 in the Configuration Control Word
(address 10H of Master Control Page 2) disables the
LIU and converts the MT9074 into a digital E1
transceiver.
The
digital
backplane maps into transmit and receive digital
2.048 Mb/s streams. The 2.048 Mb/s transmit data
streams may be formatted for single phase NRZ (by
setting bit 7 of the LIU Control Word - Master Page 1
high) or two phase NRZ. The transmit 2.048 MHz
clock is derived from the input C4b clock. This clock
is then output on pin E1.5o (PLCC pin 44 - QFP pin
32). The digital 2.048 Mb/s transmit data is output on
pins TXA and TXB (PLCC pins 37,38 - QFP pins
18,19) with the rising edge of E1.5o. Receive digital
data is clocked in on pins RRING and RTIP. This
data is clocked in with the rising edge of the input
2.048 Mhz clock MS/FR/E1.5i (PLCC pin 66, QFP
pin 63). Coding is optional under software control.
2.048
Mb/s
ST-BUS
相關(guān)PDF資料
PDF描述
MT9074AP T1/E1/J1 Single Chip Transceiver
MT9074 T1/E1/J1 Single Chip Transceiver(T1/E1/J1單片收發(fā)器)
MT9075B E1 Single Chip Transceiver
MT9075B E1 Single Chip Transceiver(E1單片收發(fā)器)
MT9075 E1 Single Chip Transceiver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9074AL1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 100MQFP - Trays
MT9074AP 制造商:Microsemi Corporation 功能描述:
MT9074AP1 制造商:Microsemi Corporation 功能描述:T1/E1/J1 SGLE CHIP XSCR 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Rail/Tube 制造商:MICROSEMI CONSUMER MEDICAL PRODUCT GROUP 功能描述:IC TXRX SGL T1/E1 68PLCC 制造商:Microsemi Corporation 功能描述:IC TXRX SGL T1/E1 68PLCC
MT9074APR 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 Single Chip Transceiver
MT9074APR1 制造商:Microsemi Corporation 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 5V 68PLCC - Tape and Reel