- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9076 (Mitel Networks Corporation) T1/E1/J1 3.3V Single Chip Transceiver PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9076 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 3.3V Single Chip Transceiver |
| 中文描述： | T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器 |
| 文件頁數(shù)： | 133/160頁 |
| 文件大小： | 416K |
| 代理商： | MT9076 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁當(dāng)前第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁
Preliminary Information
MT9076
129
Bit
Name
Functional Description
7 - 0
BIT7-0
This is the received data byte read from the RX FIFO. The status bits of this byte can be read
from the status register. The FIFO status is not changed immediately when a write or read
occurs. It is updated after the data has settled and the transfer to the last available position has
finished.
Table 160 - RX FIFO Read Register
(Page B,C & D, Address 12H)
Bit
Name
Functional Description
7
ADREC
Address Recognition.
When high this bit will enable address recognition. This forces the
receiver to recognize only those packets having the unique address as programmed in the
Receive Address Recognition Registers or if the address is an All call address.
6
RxEN
Receive Enable.
When low this bit will disable the HDLC receiver. The receiver will disable
after the rest of the packet presently being received is finished. The receiver internal clock
is disabled.
When high the receiver will be immediately enabled and will begin searching for flags, Go-
aheads etc.
5
TxEN
Transmit Enable.
When low this bit will disable the HDLC transmitter. The transmitter will
disable after the completion of the packet presently being transmitted. The transmitter
internal clock is disabled.
When high the transmitter will be immediately enabled and will begin transmitting data, if
any, or go to a mark idle or interframe time fill state.
4
EOP
End of Packet.
Forms a tag on the next byte written the TX FIFO, and when set will
indicate an end of packet byte to the transmitter, which will transmit an FCS following this
byte. This facilitates loading of multiple packets into TX FIFO. Reset automatically after a
write to the TX FIFO occurs.
3
FA
Frame Abort.
Forms a tag on the next byte written to the TX FIFO, and when set will
indicate to the transmitter that it should abort the packet in which that byte is being
transmitted. Reset automatically after a write to the TX FIFO.
2
Mark-Idle
Mark - Idle.
When low, the transmitter will be in an idle state. When high it is in an
interframe time fill state. These two states will only occur when the TX FIFO is empty.
1
TR
Transparent Mode.
When high this bit will enable transparent mode. This will perform the
parallel to serial conversion without inserting or deleting zeros. No CRC bytes are sent or
monitored nor are flags or aborts. A falling edge of TxEN for transmit and a falling edge of
RxEN for receive is necessary to initialize transparent mode. This will also synchronize the
data to the transmit and receive channel structure. Also, the transmitter must be enabled
through control register 1 before transparent mode is entered.
0
FRUN
Freerun.
When high the HDLC TX and RX are continuously enabled providing the RxEN
and TxEN bits are set
.
Table 161 - HDLC Control Register 1
(Page B,C & D, Address 13H)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9076AB | T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076 | T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器) |
| MT9079 | Advanced Controller for E1(先進(jìn)的E1幀調(diào)節(jié)器和控制器) |
| MT9080B | SMX - Switch Matrix Module(用于消費(fèi)類轉(zhuǎn)換應(yīng)用的開關(guān)矩陣模塊) |
| MT90810 | Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9076AB | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver |
| MT9076BB | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
| MT9076BB1 | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。