參數(shù)資料
型號(hào)： MT9076
廠商： Mitel Networks Corporation
英文描述： T1/E1/J1 3.3V Single Chip Transceiver
中文描述： T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器
文件頁(yè)數(shù)： 3/160頁(yè)
文件大?。?/td> 416K
代理商： MT9076
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)
Preliminary Information
MT9076
3
Pin Description
Pin #
Name
Description
PLCC LQFP
1
51
OSC1
Oscillator (3V Input).
This pin is either connected via a 20.000 MHz crystal to OSC2
where a crystal is used, or is directly driven when a 20.000 MHz. oscillator is employed.
2
52
OSC2
Oscillator (3V Output).
Connect a 20.0 MHz crystal between OSC1 and OSC2. Not
suitable for driving other devices.
3
53
V
SS4
V
DD4
CSTo
Negative Power Supply .
Digital ground.
4
54
Positive Power Supply .
Digital supply (+3.3V
±
5%).
5
55
Control ST-BUS (5V tolerant Output)
. CSTo carries serial streams for CAS and CCS
respectively a 2.048 Mbit/s ST-BUS status stream which contains the 30 receive
signaling nibbles (ABCDZZZZ or ZZZZABCD). The most significant nibbles of each ST-
BUS time slot are valid and the least significant nibbles of each ST-BUS time slot are
tristated when control bit MSN (page 01H, address 1AH, bit 1) is set to 1. If MSN=0, the
position of the valid and tristated nibbles are reversed.
6
56
CSTi
Control ST-BUS (5V tolerant Input)
. CSTi carries serial streams for CAS and CCS
respectively a 2.048 Mbit/s ST-BUS control stream which contains the 30 transmit
signaling nibbles (ABCDXXXX or XXXXABCD) when RPSIG=0. When RPSIG=1 this
pin has no function. The most significant nibbles of each ST-BUS time slot are valid and
the least significant nibbles of each ST-BUS time slot are ignored when control bit MSN
(page 01H, address 1AH, bit 1) is set to 1. If MSN=0, the position of the valid and
ignored nibbles is reversed.
7
57
DSTo
Data ST-BUS (5V tolerant Output).
A 2.048 Mbit/s serial stream which contains the
24/30 PCM(T1/E1) or data channels received on the PCM 24/30 (T1/E1) line.
8
58
DSTi
Data ST-BUS (5V tolerant Input).
A 2.048 Mbit/s serial stream which contains the
24/30 (T1/E1) PCM or data channels to be transmitted on the PCM 24/30 (T1/E1)
line.
9
59
DS/RD
Data/Read Strobe (5V tolerant Input)
.
In Motorola mode (DS), this input is the active low data strobe of the processor
interface. In Intel mode (RD), this input is the active low read strobe of the processor
interface.
10
63
CS
Chip Select (5V tolerant Input)
. This active low input enables the non-multiplexed
parallel microprocessor interface of the MT9076. When CS is set to high, the
microprocessor interface is idle and all bus I/O pins will be in a high impedance state.
11
64
RESET
RESET (5V tolerant Input).
This active low input puts the MT9076 in a reset condition.
RESET should be set to high for normal operation. The MT9076 should be reset after
power-up. The RESET pin must be held low for a minimum of 1
μ
sec. to reset the device
properly.
12
65
IRQ
Interrupt Request (5V tolerant Output).
A low on this output pin indicates that an
interrupt request is presented. IRQ is an open drain output that should be connected to
V
DD
through a pull-up resistor. An active low CS signal is not required for this pin to
function.
13 -
16
66-69
D0 - D3
Data 0 to Data 3 (5V tolerant Three-state I/O)
. These signals combined with D4-D7
form the bidirectional data bus of the parallel processor interface (D0 is the least
significant bit).
17
70
VSS5
Negative Power Supply.
Digital ground.
18
71
IC4
Internal Connection (3V Input).
Tie to V
SS
(Ground) for normal operation.
相關(guān)PDF資料
PDF描述
MT9076AB T1/E1/J1 3.3V Single Chip Transceiver
MT9076 T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器)
MT9079 Advanced Controller for E1(先進(jìn)的E1幀調(diào)節(jié)器和控制器)
MT9080B SMX - Switch Matrix Module(用于消費(fèi)類(lèi)轉(zhuǎn)換應(yīng)用的開(kāi)關(guān)矩陣模塊)
MT90810 Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9076AB 制造商:MITEL 制造商全稱(chēng):Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver
MT9076AP 制造商:MITEL 制造商全稱(chēng):Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver
MT9076B 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver
MT9076BB 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays
MT9076BB1 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*