
MT9076
xvii
1.0
MT9076 Line Interface Unit (LIU)..................................................................................17
1.1
1.2
1.3
1.4
Receiver.................................................................................................................................................17
Transmitter.............................................................................................................................................18
20 Mhz Clock..........................................................................................................................................21
Phase Lock Loop (PLL)..........................................................................................................................22
2.0
Clock Jitter Attenuation Modes....................................................................................23
2.1
2.2
Jitter Attenuator FIFO.............................................................................................................................24
IMA Mode...............................................................................................................................................24
2.2.1
T1 Mode ......................................................................................................................................... 24
2.2.2
E1 Mode......................................................................................................................................... 24
3.0
The Digital Interface ......................................................................................................24
3.1
3.2
T1 Digital Interface.................................................................................................................................24
Frame and Superframe Structure in T1 mode........................................................................................25
3.2.1
Multiframing.................................................................................................................................... 25
3.3
E1 Digital Interface.................................................................................................................................27
3.3.1
Basic Frame Alignment .................................................................................................................. 28
3.3.2
CRC-4 Multiframing in E1 mode..................................................................................................... 29
3.3.3
CAS Signaling Multiframing in E1 mode......................................................................................... 30
4.0
MT9076 Access and Control.........................................................................................30
4.1
4.2
4.3
4.4
The Control Port Interface......................................................................................................................30
Control and Status Register Access.......................................................................................................31
Identification Code..................................................................................................................................31
ST-BUS Streams....................................................................................................................................31
5.0
Reset Operation (Initialization).....................................................................................32
6.0
Transmit Data All Ones (TxAO) Operation ..................................................................33
7.0
Data Link Operation ......................................................................................................33
7.1
7.2
Data Link Operation in E1 mode............................................................................................................33
Data Link Operation in T1 mode ............................................................................................................33
7.2.1
External Data Link.......................................................................................................................... 35
7.2.2
Bit - Oriented Messaging................................................................................................................ 35
8.0
Floating HDLC Channels ..............................................................................................35
8.1
8.2
Channel Assignment..............................................................................................................................35
HDLC Description...................................................................................................................................36
8.2.1
HDLC Frame structure ................................................................................................................... 36
8.2.2
Data Transparency (Zero Insertion/Deletion)................................................................................. 36
8.2.3
Invalid Frames................................................................................................................................ 36
8.2.4
Frame Abort.................................................................................................................................... 37