參數(shù)資料
型號(hào)： MT9076
廠商： Mitel Networks Corporation
英文描述： T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器)
中文描述： T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器（T1/E1/J1收發(fā)3.3單片收發(fā)器）
文件頁(yè)數(shù)： 106/162頁(yè)
文件大?。?/td> 427K
代理商： MT9076
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)當(dāng)前第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)
MT9076
Preliminary Information
102
Table 102 - LIU Receive Word (E1)
(Page 1, Address 1FH)
Bit
Name
Functional Description
7
HDLC0IM
HDLC0 Interrupt Mask
. When unmasked an interrupt is triggered by an unmasked event in
HDLC0. If 1 - unmasked, 0 - masked.
6
HDLC1IM
HDLC1 Interrupt Mask
. When unmasked an interrupt is triggered by an unmasked event in
HDLC1. If 1 - unmasked, 0 - masked.
5
HDLC2IM
HDLC2 Interrupt Mask
. When unmasked an interrupt is triggered by an unmasked event in
HDLC2. If 1 - unmasked, 0 - masked.
4
JAIM
Jitter Attenuation Interrupt Mask.
When unmasked, an interrupt will be initiated when the
jitter attenuator FIFO comes within four bytes of an overflow or underflow condition. If 1 -
unmasked, 0 - masked.
3
1SECIM
One Second Status Interrupt Mask
. When unmasked (1SECI = 1), an interrupt is initiated
when the 1SEC status bit changes from zero to one. If 1- unmasked, 0 - masked.
2
5SECIM
Five Second Status Interrupt Mask
. When unmasked (5SECI = 1), an interrupt is initiated
when the 5SECI status bit changes from zero to one. If 1- unmasked, 0 - masked.
1
RCRIM
RCRI Interrupt Mask.
Whenever an unmasked (RCRI=1), an interrupt is initiated when RCR
(remote alarm & CRC-4 error) status bit changes from zero to one. If 1- unmasked, 0 - masked.
0
SIGIM
signaling (CAS) Interrupt Mask
. When unmasked and any of the receive ABCD bits of any
channel changes state an interrupt is initiated. If 1 - unmasked, 0 - masked..
Table 101 - Interrupt Mask Word Three (E1)
(Page 1, Address 1EH)
Bit
Name
Functional Description
7
NRZ
NRZ Format Selection
. Only used in the digital framer only mode (LIU is
disabled). A one sets the MT9076 to accept a unipolar NRZ format input
stream on RxA as the line input, and to transmit a unipolar NRZ format
stream on TxB. A zero causes the MT9076 to accept a complementary pair
of dual rail inputs on RxA/RxA and to transmit a complementary pair of dual
rail outputs on TxA/TxB.
6 - 4
- - -
Reserved
. Set this bit low for normal operation.
3-2
RxA1-0
Automatic Receive Equalizer Control
. If either bit is the receive equalizer is
turned on and will compensate for loop length automatically. The control bits
RxEQ2-0 will be ignored. The combinations 11, 10 and 01 decode three
different equalization algorithms. If both are set low (00) then equalization will
be actived using the control bits RxEQ2-0.
2-0
RxEQ2-0
Receive Equalization Select
. Setting these pins forces a level of
equalization of the incoming line data.
RES2 RES1 RES0 Receive Equalization
0 0 0 none
0 0 1 8 dB
0 1 0 16 dB
0 1 1 24 dB
1 0 0 32 dB
1 0 1 40 dB
1 1 0 48 dB
1 1 1 reserved
These settings have no effect if either of RxA1 and RxA0 are set to one.
相關(guān)PDF資料
PDF描述
MT9079 Advanced Controller for E1(先進(jìn)的E1幀調(diào)節(jié)器和控制器)
MT9080B SMX - Switch Matrix Module(用于消費(fèi)類轉(zhuǎn)換應(yīng)用的開(kāi)關(guān)矩陣模塊)
MT90810 Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路)
MT90812 Integrated Digital Switch (IDX)(集成數(shù)字開(kāi)關(guān))
MT90840AK Distributed Hyperchannel Switch
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MT9076AB 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver
MT9076AP 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver
MT9076B 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver
MT9076BB 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays
MT9076BB1 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*