參數資料
型號： MT9076
廠商： Mitel Networks Corporation
英文描述： T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器)
中文描述： T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器（T1/E1/J1收發(fā)3.3單片收發(fā)器）
文件頁數： 81/162頁
文件大?。?/td> 427K
代理商： MT9076
Preliminary Information
MT9076
77
Bit
Name
Functional Description
7
1SEC
One Second Timer Status
. This bit changes state once every 0.5 seconds.
6
2SEC
Two Second Timer Status.
This bit changes state once every second and is synchronous
with the 1SEC timer.
5
5SEC
Five Second Timer Status
. This bit changes state once every 2.5 seconds and is
synchronous with the 1SEC timer.
4-0
- - -
Unused.
Table 53 - Timer Status Word
(Page 3, Address 12H) (T1)
Bit
Name
Functional Description
7
RSLIP
Receive Slip
. A change of state (i.e., 1-to-0 or 0-to-1) indicates that a receive controlled
frame slip has occurred.
6
RSLPD
Receive Slip Direction
. If one, indicates that the last received frame slip resulted in a
repeated frame, i.e., the system clock (C4b) is faster than network clock (E2o). If zero,
indicates that the last received frame slip resulted in a lost frame, i.e., system clock slower
than network clock. Updated on an RSLIP occurance basis.
5
RxFRM
Receive Frame Delay.
The most significant bit of the Receive Slip Buffer Phase Status
Word. If one, the delay through the receive elastic buffer is greater than one frame in length;
if zero, the delay through the receive elastic buffer is less than one frame in length.
4
- - -
Unused.
3
RxFT
Receive Frame Toggle.
This bit toggles on the falling edge of RxTS4. It is a Wink pulse.
2-0
RxSBD2-0
Receive Sub Bit Delay
.
The three least significant bits of the Receive Slip Buffer Phase
Status Word. They indicate the clock, half clock and one eight clock cycle depth of the
phase status word sample point (bits 2, 1,0 respectively).
Table 54 - Most Significant Phase Status Word
(Page 3, Address 13H) (T1)
Bit
Name
Functional Description
7 - 3
RxTS4 - 0
Receive Time Slot
. A five bit counter that indicates the number of time slots between the
receive elastic buffer internal write frame boundary and the ST-BUS read frame boundary.
The count is updated every 250 uS.
2 - 0
RxBC2 - 0
Receive Bit Count
. A three bit counter that indicates the number of STBUS bit times there
are between the receive elastic buffer internal write frame boundary and the ST-BUS read
frame boundary. The count is updated every 250 uS.
Table 55 - Least Significant Phase Status Word
(Page 3, Address 14H) (T1)
Bit
Name
Functional Description
7 - 0
RxBOM7 - 0
Received Bit Oriented Message
. This register contains the eight least significant bits of the
ESF bit oriented message codeword. The contents of this register is updated when a new bit
- oriented message codeword has been detected in 8 out of the last ten codeword positions.
Table 56 - Receive Bit Oriented Message
(Page 3, Address 15H) (T1)
相關PDF資料
PDF描述
MT9079 Advanced Controller for E1(先進的E1幀調節(jié)器和控制器)
MT9080B SMX - Switch Matrix Module(用于消費類轉換應用的開關矩陣模塊)
MT90810 Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路)
MT90812 Integrated Digital Switch (IDX)(集成數字開關)
MT90840AK Distributed Hyperchannel Switch
相關代理商/技術參數
參數描述
MT9076AB 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver
MT9076AP 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver
MT9076B 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver
MT9076BB 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays
MT9076BB1 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*