
Preliminary Information
MT9076
123
Bit
Name
Functional Description
7
HDLC0I
HDLC0 Interrupt.
Whenever an unmasked HDLC0 interrupt occurs, this bit goes high.
Reading this register clears this bit.
6
HDLC1I
HDLC1 Interrupt.
Whenever an unmasked HDLC1 interrupt occurs, this bit goes high.
Reading this register clears this bit.
5
HDLC2I
HDLC2 Interrupt.
Whenever an unmasked HDLC2 interrupt occurs, this bit goes high.
Reading this register clears this bit.
4
JAI
Jitter Attenuator Error Interrupt
. Whenever an unmasked JAI interrupt occurs.
If jitter attenuator FIFO comes within four bytes of an overflow or underflow, this bit goes
high. Reading this register clears this bit.
3
1SECI
One Second Status Interrupt.
When unmasked this interrupt bit goes high whenever the
1SEC status bit (page 3 address 12H bit 7) goes from low to high. Reading this register
clears this bit.
2
5SECI
Five Second Status Interrupt
. When unmasked this interrupt bit goes high whenever the 5
SEC status bit goes from low to high. Reading this register clears this bit.
1
RCRI
RCRI Interrupt.
Whenever an unmasked RCRI interrupt occurs. If remote alarm and CRC
error occur this bit goes high. Reading this register clears this bit.
0
SIGI
signaling Interrupt
. When unmasked this interrupt bit goes high whenever a change of
state (optionally debounced - see DBEn in the Data Link, signaling Control Word) is
detected in the signaling bits (AB or ABCD) pattern. Reading this register clears this bit.
Table 147 - Interrupt Word Three
(Page 4, Address 1EH) (E1)
Bit
Name
Functional Description
7
FERROL
Errored Frame Alignment Signal Counter Overflow Latch
. This bit is set when
the errored frame alignment signal counter overflows. It is cleared after being read.
6
CRCOL
CRC Error Counter Overflow Latch
. This bit is set when the crc error counter
overflows. It is cleared after being read.
5
FEBEOL
E bit Counter Overflow Latch.
This bit is set when E bit counter overflows. It is
cleared after being read.
4
- - -
3
LCVOL
Line Code Violation Counter Overflow Latch
. This bit is set when the line code
violation counter overflows. It is cleared after being read.
2
PRBSOL
Pseudo Random Bit Sequence Error Counter Overflow Latch
. This bit is set
when the PRBS error counter overflows. It is cleared after being read.
1
PRBSMFOL
Pseudo Random Bit Sequence Multiframe Counter Overflow Latch.
This bit is
set when the multiframe counter attached to the PRBS error counter overflows. It is
cleared after being read
0
- - -
Unused.
Table 148 - Overflow Reporting Latch
(Page 4, Address 1FH) (E1)