- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9076 (Mitel Networks Corporation) T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | MT9076 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器) |
| 中文描述： | T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器（T1/E1/J1收發(fā)3.3單片收發(fā)器） |
| 文件頁數(shù)： | 80/162頁 |
| 文件大?。?/td> | 427K |
| 代理商： | MT9076 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁當前第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁
MT9076
Preliminary Information
76
Bit
Name
Functional Description
7
TFSYNC
Terminal Frame Synchronization
. Indicates the Terminal Frame Synchronization status (1
- loss; 0 - acquired). For ESF links terminal frame synchronization and multiframe
synchronization are synonymous.
6
MFSYNC
Multiframe Synchronization.
Indicates the Multiframe Synchronization status (1 - loss; 0 -
acquired). For ESF links multiframe synchronization and terminal frame synchronization are
synonymous.
5
SE
Severely Errored Frame
. This bit toggles when 2 of the last 6 received framing bits are in
error. The framing bits monitored are the ESF framing bits for ESF links, the Ft bits for SLC-
96 links and a combination of Ft and Fs bits for D4 links (See Framing Mode Selection Word
- page 1 address 10H).
4
LOS
Digital Los Of Signal.
This bit goes high after the detection of a string of consecutive zeros.
It returns low when the incoming pulse density exceeds 12.5% over a 250 ms period. The
threshold for this condition is set by the control bit L32Z. If L32Z is set high the threshold is
32 successive zeros. If L32Z is set low the threshold is 192 successive zeros.
3 - 0
- - -
Unused
.
Table 51 - Synchronization Status Word
(Page 3, Address 10H) (T1)
Bit
Name
Functional Description
7
D4YALM
D4 Yellow Alarm.
This bit is set if bit position 2 of virtually every DS0 channel is a zero for a
period of 600 milliseconds. The alarm is tolerant of errors by permitting up to 16 ones in a 48
millisecond integration period. The alarm clears in 200 milliseconds after being removed
from the line.
6
D4Y48
D4 Yellow Alarm - 48 millisecond sample
. This bit is set if bit position 2 of virtually every
DS0 channel is a zero for a period of 48 milliseconds. The alarm is tolerant of errors by
permitting up to 16 ones in the integration period. This bit is updated every 48 milliseconds.
5
SECYEL
Secondary D4 Yellow Alarm
. This bit is set if 2 consecutive ’1’s are received in the Sbit
position of the 12th frame of the D4 superframe.
4
ESFYEL
ESF Yellow Alarm
. This bit is set if the ESF yellow alarm 0000000011111111 is receive in
seven or more codewords out of ten.
3
BLUE
Blue Alarm
. This bit is set if less than 6 zeros are received in a 3 millisecond window.
2
PDV
Pulse Density Violation
. This bit toggles if the receive data fails to meet ones density
requirements. If RXB8ZS is set high it will toggle upon detection of 8 zeros. I RxB8ZS is
set low it will toggle upon detection of 16 consecutive zeros on the line data, or if there
are less than N ones in a window of 8(N+1) bits - where N = 1 to 23.
1
LLED
Line Loopback Enable Detect.
This bit will be set when a framed or unframed repeating
pattern of 00001 has been detected during a 48 millisecond interval. Up to fifteen errors are
permitted per integration period.
0
LLDD
Line Loopback Disable Detect
. This bit will be set when a framed or unframed repeating
pattern of 001 has been detected during a 48 millisecond interval. Up to fifteen errors are
permitted per integration period.
Table 52 - Alarm Status Word
(Page 3, Address 11H) (T1)
相關PDF資料 |
PDF描述 |
|---|---|
| MT9079 | Advanced Controller for E1(先進的E1幀調節(jié)器和控制器) |
| MT9080B | SMX - Switch Matrix Module(用于消費類轉換應用的開關矩陣模塊) |
| MT90810 | Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路) |
| MT90812 | Integrated Digital Switch (IDX)(集成數(shù)字開關) |
| MT90840AK | Distributed Hyperchannel Switch |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MT9076AB | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver |
| MT9076BB | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
| MT9076BB1 | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。