- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383645 > MT9076 (Mitel Networks Corporation) T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | MT9076 |
| 廠商： | Mitel Networks Corporation |
| 英文描述： | T1/E1/J1 3.3V Single Chip Transceiver(T1/E1/J1 3.3V 單片收發(fā)器) |
| 中文描述： | T1/E1/J1收發(fā)3.3V的單芯片收發(fā)器（T1/E1/J1收發(fā)3.3單片收發(fā)器） |
| 文件頁數(shù)： | 39/162頁 |
| 文件大?。?/td> | 427K |
| 代理商： | MT9076 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁
Preliminary Information
MT9076
35
7.2.1
In T1 mode, MT9076 has two pairs of pins (TxDL and TxDLCLK, RxDL and RxDLCLK) dedicated to
transmitting and receiving bits in the selected overhead bit positions. Pins TxDLCLK and RxDLCLK are clock
outputs available for clocking data into the MT9076 (for transmit) or external device (for receive information).
Each clock operates at 4 Khz. In the SLC-96 mode the optional serial data link is multiplexed into the Fs bit
position. In the ESF mode, the serial data link is multiplexed into odd frames, i.e. the FDL bit positions.
External Data Link
7.2.2
In T1 mode, MT9076 Bit oriented messaging may be selected by setting bit 6 (BIOMEn) in the Data Link
Control Word (page 1H, address 12H). The transmit data link will contain the repeating serial data stream
111111110xxxxxx0 where the byte 0xxxxxx0 originates from the user programmed register "Transmit Bit
Oriented Message" - page 1H address 13H. The receive BIOM register "Receive Bit Oriented Message" - page
3H, address 15H, will contain the last received valid message (the 0xxxxxx0 portion of the incoming serial bit
stream). To prevent spurious inputs from creating false messages, a new message must be present in 7 of the
last 10 appropriate byte positions before being loaded into the receive BIOM register. When a new message
has been received, a maskable interrupt (maskable by setting bit 1 low in Interrupt Mask Word Three - page
1H, address 1EH) may occur.
Bit - Oriented Messaging
8.0
Floating HDLC Channels
MT9076 has three embedded HDLC controllers (HDLC0, HDLC1, HDLC2) each of which includes the following
features:
Independent transmit and receive FIFO's;
Receive FIFO maskable interrupts for nearly full (programmable interrupt levels) and overflow
conditions;
Transmit FIFO maskable interrupts for nearly empty (programmable interrupt levels) and underflow
conditions;
Maskable interrupts for transmit end-of-packet and receive end-of-packet;
Maskable interrupts for receive bad-frame (includes frame abort);
Transmit end-of-packet and frame-abort functions.
Each controller may be attached to any of the active 64 Kkb/s channels (24 in the case of T1, 31 in the case of
E1). HDLC0 may also be attached to the FDL in a T1 ESF link by connecting it to phantom channel 31 when
programming the HDLC Select Word. If HDLC0 is attached to channel 0 in E1 mode, only the activated Sa bits
(as per the Multiframe and Data Selection Word) will be transmit and received by the controller.
8.1
Channel Assignment
In T1 mode, any DS1 channel can be connected to either of HDLC0,1 or 2, operating at 56 or 64 Kb/s. Setting
control bit H1R64 (address 12 H on page 01H) high selects 64 Kb/s operation for all HDLCs. Setting this bit low
selects 56 Kb/s for all HDLC. Interrupts from any of the HDLCs are masked when they are disconnected.
In E1 mode, all PCM-30 channels except channel 0 can be connected to either of HDLC0,1 or 2. HDLC1 and
HDLC2 operate at 64 Kb/s. HDLC0 operates at 64 kb/s when connected to any of channels 1 to 31. When
connected to channel 0 HDLC0 operates at 4, 8, 12, 16 or 20 Kb/s depending on the number of activated Sa
bits.
HDLCs can be activated by programming the HDLC Select Words (page 02H, addresses 19H, 1AH and 1BH
for HDLC0, HDLC1 and HDLC2 respectively).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MT9079 | Advanced Controller for E1(先進(jìn)的E1幀調(diào)節(jié)器和控制器) |
| MT9080B | SMX - Switch Matrix Module(用于消費(fèi)類轉(zhuǎn)換應(yīng)用的開關(guān)矩陣模塊) |
| MT90810 | Flexible MVIP(Multi-Vendor Integration Protocol) Interface Circuit(彈性MVIP接口電路) |
| MT90812 | Integrated Digital Switch (IDX)(集成數(shù)字開關(guān)) |
| MT90840AK | Distributed Hyperchannel Switch |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MT9076AB | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076AP | 制造商:MITEL 制造商全稱:Mitel Networks Corporation 功能描述:T1/E1/J1 3.3V Single Chip Transceiver |
| MT9076B | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:T1/E1/J1 3.3 V Single Chip Transceiver |
| MT9076BB | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
| MT9076BB1 | 制造商:Zarlink Semiconductor Inc 功能描述:FRAMER E1/J1/T1 3.3V 80LQFP - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。