Lattice Semiconductor
ORCA ORSO42G5 and ORSO82G5 Data Sheet
116
This section describes device I/O signals to/from the embedded core.
Table 48. FPSC Function Pin Descriptions
Symbol
I/O
Description
Common Signals for Both SERDES Block A and B
PASB_RESETN
I
Active low reset for the embedded core.
1
PASB_TRISTN
I
Active low 3-state for embedded core output buffers.
1
PASB_PDN
I
Active low power down of all SERDES blocks and associated I/Os.
1
PASB_TESTCLK
I
Clock input for BIST and loopback test (factory only).
1
PBIST_TEST_ENN
I
Selection of PASB_TESTCLK input for BIST test (factory only).
1
PLOOP_TEST_ENN
I
Digital only loopback from TX to RX (factory only).
1
PMP_TESTCLK
I
Clock input for microprocessor in test mode (factory only).
1
PMP_TESTCLK_ENN
I
Selection of PMP_TESTCLK in test mode (factory only).
1
PSYS_DOBISTN
I
Input to start BIST test (factory only).
1
PSYS_RSSIG_ALL
O Output result of BIST test (factory only).
SERDES Block A and B Pins
REFCLKN_A
I
CML reference clock input—SERDES block A.
REFCLKP_A
I
CML reference clock input—SERDES block A.
REFCLKN_B
I
CML reference clock input—SERDES block B.
REFCLKP_B
I
CML reference clock input—SERDES block B.
REXT_A
— Reference resistor—SERDES block A.
REXT_B
— Reference resistor—SERDES block B.
REXTN_A
— Reference resistor – SERDES block. A 3.32 K W ± 1% resistor must be connected across
REXT_B and REXTN_B. This resistor should handle a current of 300 A.
REXTN_B
— Reference resistor—SERDES block B. A 3.32 K Ω ± 1% resistor must be connected across
REXT_B and REXTN_B. This register should handle a current of 300 A
HDINN_AA
I
High-speed CML receive data input—SERDES block A, channel A (not available in ORSO42G5).
HDINP_AA
I
High-speed CML receive data input—SERDES block A, channel A (not available in ORSO42G5).
HDINN_AB
I
High-speed CML receive data input—SERDES block A, channel B (not available in ORSO42G5).
HDINP_AB
I
High-speed CML receive data input—SERDES block A, channel B (not available in ORSO42G5).
HDINN_AC
I
High-speed CML receive data input—SERDES block A, channel C.
HDINP_AC
I
High-speed CML receive data input—SERDES block A, channel C.
HDINN_AD
I
High-speed CML receive data input—SERDES block A, channel D.
HDINP_AD
I
High-speed CML receive data input—SERDES block A, channel D.
HDINN_BA
I
High-speed CML receive data input—SERDES block B, channel A.
HDINP_BA
I
High-speed CML receive data input—SERDES block B, channel A (not available in ORSO42G5).
HDINN_BB
I
High-speed CML receive data input—SERDES block B, channel B (not available in ORSO42G5).
HDINP_BB
I
High-speed CML receive data input—SERDES block B, channel B (not available in ORSO42G5).
HDINN_BC
I
High-speed CML receive data input—SERDES block B, channel C (not available in ORSO42G5).
HDINP_BC
I
High-speed CML receive data input—SERDES block B, channel C.
HDINN_BD
I
High-speed CML receive data input—SERDES block B, channel D.
HDINP_BD
I
High-speed CML receive data input—SERDES block B, channel D.
SERDES Block A and B Pins
HDOUTN_AA
O High-speed CML transmit data output—SERDES Block A, channel A (not available in
ORSO42G5).
HDOUTP_AA
O High-speed CML transmit data output—SERDES Block A, channel A (not available in
ORSO42G5).