- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄367700 > P60ARM-B (Zarlink Semiconductor Inc.) Low power, general purpose 32-bit RISC microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | P60ARM-B |
| 廠(chǎng)商： | Zarlink Semiconductor Inc. |
| 英文描述： | Low power, general purpose 32-bit RISC microprocessor |
| 中文描述： | 低功耗，通用32位RISC微處理器 |
| 文件頁(yè)數(shù)： | 11/120頁(yè) |
| 文件大?。?/td> | 1275K |
| 代理商： | P60ARM-B |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
Signal Description
7
nRESET
I
Not reset. This is a level sensitive input signal which is used to start the processor from a
known address. A LOW level will cause the instruction being executed to terminate
abnormally. When
nRESET
becomes HIGH for at least one clock cycle, the processor will re-
start from address 0.
nRESET
must remain LOW (and
least two clock cycles. During the LOW period the processor will perform dummy instruction
fetches with the address incrementing from the point where reset was activated. The address
will overflow to zero if
nRESET
is held beyond the maximum address limit.
nWAIT
must remain HIGH) for at
nRW
OS8
Not read/write.When HIGH this signal indicates a processor write cycle; when LOW, a read
cycle. It becomes valid during phase 2 of the cycle before that to which it refers, and remains
valid to the end of phase 1 of the referenced cycle.
nTRANS
OS8
Not memory translate. When this signal is LOW it indicates that the processor is in user
mode. It may be used to tell memory management hardware when translation of the
addresses should be turned on, or as an indicator of non-user mode activity.
nTRST
IP
NOT Test Reset. Active-low reset signal for the boundary scan logic. This pin must be pulsed
or driven low to achieve normal device operation, in addition to the normal device reset
(nRESET). The action of this and the other four boundary scan signals are described in more
detail later in this document.
nWAIT
I
Not wait. When accessing slow peripherals, ARM60 can be made to wait for an integer
number of
MCLK
cycles by driving
nWAIT
LOW. Internally,
and must only change when
MCLK
is LOW. If
nWAIT
is ANDed with
MCLK
nWAIT
is not used it must be tied HIGH.
PROG32
I
32 bit Program configuration. When this signal is HIGH the processor can fetch instructions
from a 32 bit address space using address lines
instructions from a 26 bit address space using
A[25:0]
lines
A[31:26]
are not used for instruction fetches. Before changing
processor is in a 26 bit mode, and is not about to write to an address in the range 0 to 0x1F
(inclusive) in the next cycle.
A[31:0]
. When it is LOW the processor fetches
. In this latter configuration the address
PROG32
, ensure that the
SEQ
O4
Sequential address. This output signal will become HIGH when the address of the next
memory cycle will be related to that of the last memory access. The new address will either
be the same as or 4 greater than the old one.
The signal becomes valid during phase 1 and remains so through phase 2 of the cycle before
the cycle whose address it anticipates. It may be used, in combination with the low-order
address lines, to indicate that the next cycle can use a fast memory mode (for example DRAM
page mode) and/or to bypass the address translation system.
TCK
IP
Test Clock.
TDI
IP
Test Data Input.
TDO
OS8
Test Data Output. Output from the boundary scan logic.
TMS
IP
Test Mode Select.
VDD
P
Power supply. These connections provide power to the device.
VSS
P
Ground. These connections are the ground reference for all signals.
Name
Type
Description
Table 1: Signal Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P60A | 60W DC-DC Converter P60A-Series |
| P60A12D05P | 60W DC-DC Converter P60A-Series |
| P60A12D12P | 60W DC-DC Converter P60A-Series |
| P60A12D15P | 60W DC-DC Converter P60A-Series |
| P60A12D512P | 60W DC-DC Converter P60A-Series |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P60ARM-GP1N | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P60ARM-IG | 制造商:ZARLINK 制造商全稱(chēng):Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P-60AS/A18 | 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 類(lèi)別:電池產(chǎn)品 >> 電池，充電式（蓄電池） 系列:- MSDS 材料安全數(shù)據(jù)表:Nickel Metal Hydride Battery MSDS 標(biāo)準(zhǔn)包裝:1,000 系列:TWICELL 電池化學(xué):鎳金屬氫化物 電池大小:AAA 電壓 - 額定:1.2V 容量:930mAh 尺寸/尺寸:- 端接類(lèi)型:焊片 放電速率:186mA 標(biāo)準(zhǔn)充電電流:100mA 標(biāo)準(zhǔn)充電時(shí)間:16小時(shí) 重量:0.029 磅（13.15g） 裝運(yùn)信息:- 其它名稱(chēng):SY153T |
| P60AS302 | 制造商:APEM 功能描述: |
| P60AS632-8C | 制造商:NYLOK 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。