- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367700 > P60ARM-B (Zarlink Semiconductor Inc.) Low power, general purpose 32-bit RISC microprocessor PDF資料下載
參數(shù)資料
| 型號： | P60ARM-B |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Low power, general purpose 32-bit RISC microprocessor |
| 中文描述： | 低功耗，通用32位RISC微處理器 |
| 文件頁數(shù)： | 9/120頁 |
| 文件大?。?/td> | 1275K |
| 代理商： | P60ARM-B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
Signal Description
5
2.0 Signal Description
Name
Type
Description
A[31:0]
OS8
Addresses. This is the processor address bus. If
addresses become valid during phase 2 of the cycle before the one to which they refer and
remain so during phase 1 of the referenced cycle. Their stable period may be controlled by
ALE
as described below. Refer to section "AC parameters" for timing diagrams.
ALE
(address latch enable) is HIGH, the
ABE
I
Address bus enable. This is an input signal which, when LOW, puts the address bus drivers
into a high impedance state.
ABE
must be tied HIGH when there is no system requirement
to turn off the address drivers.
ABORT
I
Memory
a requested access is not allowed. ARM60 can be configured to accept either early aborts for
compatibility with earlier processors or late aborts for greater flexibility.
ABORT
. This is an input which allows the memory system to tell the processor that
ALE
I
Address latch enable. This input is used to control transparent latches on the address outputs.
Normally the addresses change during phase 2 to the value required during the next cycle,
but for direct interfacing to ROMs they are required to be stable to the end of phase 2. Taking
ALE
LOW until the end of phase 2 will ensure that this happens. If the system does not
require address lines to be held in this way,
ALE
static, so
ALE
may be held LOW for long periods to freeze addresses.
must be tied HIGH. The address latch is
BIGEND
I
Big Endian configuration. When this signal is HIGH the processor treats bytes in memory as
being in Big Endian format. When it is LOW memory is treated as Little
Endian.
CPA
I
Coprocessor absent. A coprocessor which is capable of performing the operation that ARM60
is requesting (by asserting
nCPI
) should take
CPA
end of phase 1 of the cycle in which
nCPI
went LOW, ARM60 will
handshake and take the undefined instruction trap. If
ARM60 will busy-wait until
CPB
is LOW and then complete the coprocessor instruction.
LOW immediately. If
CPA
abort the coprocessor
is LOW and remains LOW,
is HIGH at the
CPA
CPB
I
Coprocessor busy. A coprocessor which is capable of performing the operation which
ARM60 is requesting (by asserting
nCPI
), but cannot commit to starting it immediately,
should indicate this by driving
CPB
HIGH. When the coprocessor is ready to start it should
take
CPB
LOW. ARM60 samples
CPB
at the end of phase 1 of each cycle in which
LOW.
nCPI
is
D[31:0]
I/
OS8
Data Bus. These are bidirectional signal paths which are used for data transfers between the
processor and external memory. During read cycles (when
must be valid before the end of phase 2 of the transfer cycle. During write cycles (when
is HIGH), the output data will become valid during phase 1 and remain valid throughout
phase 2 of the transfer cycle.
nRW
is LOW), the input data
nRW
DATA32
I
32 bit Data configuration. When this signal is HIGH the processor can access data in a 32 bit
address space using address lines
A[31:0]
. When it is LOW the processor can access data from
a 26 bit address space using
A[25:0]
. In this latter configuration the address lines
not used. Before changing
DATA32
, ensure that the processor is not about to access an
address greater that 0x3FFFFFF in the next cycle.
A[31:26]
are
Table 1: Signal Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P60A | 60W DC-DC Converter P60A-Series |
| P60A12D05P | 60W DC-DC Converter P60A-Series |
| P60A12D12P | 60W DC-DC Converter P60A-Series |
| P60A12D15P | 60W DC-DC Converter P60A-Series |
| P60A12D512P | 60W DC-DC Converter P60A-Series |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P60ARM-GP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P60ARM-IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P-60AS/A18 | 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 類別:電池產(chǎn)品 >> 電池，充電式（蓄電池） 系列:- MSDS 材料安全數(shù)據(jù)表:Nickel Metal Hydride Battery MSDS 標(biāo)準(zhǔn)包裝:1,000 系列:TWICELL 電池化學(xué):鎳金屬氫化物 電池大小:AAA 電壓 - 額定:1.2V 容量:930mAh 尺寸/尺寸:- 端接類型:焊片 放電速率:186mA 標(biāo)準(zhǔn)充電電流:100mA 標(biāo)準(zhǔn)充電時間:16小時 重量:0.029 磅（13.15g） 裝運(yùn)信息:- 其它名稱:SY153T |
| P60AS302 | 制造商:APEM 功能描述: |
| P60AS632-8C | 制造商:NYLOK 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。