- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367700 > P60ARM-B (Zarlink Semiconductor Inc.) Low power, general purpose 32-bit RISC microprocessor PDF資料下載
參數(shù)資料
| 型號(hào)： | P60ARM-B |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Low power, general purpose 32-bit RISC microprocessor |
| 中文描述： | 低功耗，通用32位RISC微處理器 |
| 文件頁數(shù)： | 75/120頁 |
| 文件大小： | 1275K |
| 代理商： | P60ARM-B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當(dāng)前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
Coprocessor Interface
71
6.0 Coprocessor Interface
The functionality of the ARM60 instruction set may be extended by the addition of up to 16 external
coprocessors. When the coprocessor is not present, instructions intended for it will trap, and suitable
software may be installed to emulate its functions. Adding the coprocessor will then increase the system
performance in a software compatible way. Note that some coprocessor numbers have already been
assigned. Contact your supplier for up to date information.
6.1 Interface signals
Three dedicated signals control the coprocessor interface,
should be driven high except when they are being used for handshaking.
nCPI
,
CPA
and
CPB
. The
CPA
and
CPB
inputs
6.1.1 Coprocessor present/absent
ARM60 takes
not happen if the instruction fails to be executed because of the condition codes.) Each coprocessor will have
a copy of the instruction, and can inspect the CP# field to see which coprocessor it is for. Every coprocessor
in a system must have a unique number and if that number matches the contents of the CP# field the
coprocessor should drive the
CPA
(coprocessor absent) line LOW. If no coprocessor has a number which
matches the CP# field,
CPA
and
CPB
will remain HIGH, and ARM60 will take the undefined instruction
trap. Otherwise ARM60 observes the
CPA
line going LOW, and waits until the coprocessor is not busy.
nCPI
LOW whenever it starts to execute a coprocessor (or undefined) instruction. (This will
6.1.2 Busy-waiting
If
driving
instruction. ARM60 will busy-wait while
it will break off from the coprocessor handshake to process the interrupt. Normally ARM60 will return from
processing the interrupt to retry the coprocessor instruction.
CPA
goes LOW, ARM60 will watch the
CPA
LOW is allowed to drive
CPB
LOW, and it should do so when it is ready to complete the
CPB
is HIGH, unless an enabled interrupt occurs, in which case
(coprocessor busy) line. Only the coprocessor which is
CPB
When
between the coprocessor and either ARM60 or memory, except in the case of coprocessor data operations
which complete immediately the coprocessor ceases to be busy.
CPB
goes LOW, the instruction continues to completion. This will involve data transfers taking place
All three interface signals are sampled by both ARM60 and the coprocessor(s) on the rising edge of
If all three are LOW, the instruction is committed to execution, and if transfers are involved they will start
on the next cycle. If
nCPI
has gone HIGH after being LOW, and before the instruction is committed, ARM60
has broken off from the busy-wait state to service an interrupt. The instruction may be restarted later, but
other coprocessor instructions may come sooner, and the instruction should be discarded.
MCLK
.
6.1.3 Pipeline following
In order to respond correctly when a coprocessor instruction arises, each coprocessor must have a copy of
the instruction. All ARM60 instructions are fetched from memory via the main data bus, and coprocessors
are connected to this bus, so they can keep copies of all instructions as they go into the ARM60 pipeline. The
nOPC
signal indicates when an instruction fetch is taking place, and
so these may be used together to load an instruction pipeline within the coprocessor.
MCLK
gives the timing of the transfer,
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P60A | 60W DC-DC Converter P60A-Series |
| P60A12D05P | 60W DC-DC Converter P60A-Series |
| P60A12D12P | 60W DC-DC Converter P60A-Series |
| P60A12D15P | 60W DC-DC Converter P60A-Series |
| P60A12D512P | 60W DC-DC Converter P60A-Series |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P60ARM-GP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P60ARM-IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P-60AS/A18 | 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 類別:電池產(chǎn)品 >> 電池，充電式（蓄電池） 系列:- MSDS 材料安全數(shù)據(jù)表:Nickel Metal Hydride Battery MSDS 標(biāo)準(zhǔn)包裝:1,000 系列:TWICELL 電池化學(xué):鎳金屬氫化物 電池大小:AAA 電壓 - 額定:1.2V 容量:930mAh 尺寸/尺寸:- 端接類型:焊片 放電速率:186mA 標(biāo)準(zhǔn)充電電流:100mA 標(biāo)準(zhǔn)充電時(shí)間:16小時(shí) 重量:0.029 磅（13.15g） 裝運(yùn)信息:- 其它名稱:SY153T |
| P60AS302 | 制造商:APEM 功能描述: |
| P60AS632-8C | 制造商:NYLOK 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。