- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367700 > P60ARM-B (Zarlink Semiconductor Inc.) Low power, general purpose 32-bit RISC microprocessor PDF資料下載
參數(shù)資料
| 型號： | P60ARM-B |
| 廠商： | Zarlink Semiconductor Inc. |
| 英文描述： | Low power, general purpose 32-bit RISC microprocessor |
| 中文描述： | 低功耗，通用32位RISC微處理器 |
| 文件頁數(shù)： | 21/120頁 |
| 文件大?。?/td> | 1275K |
| 代理商： | P60ARM-B |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁當(dāng)前第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
Programmer's Model
17
3.4.8 Interrupt Latencies
The worst case latency for FIQ, assuming that it is enabled, consists of the longest time the request can take
to pass through the synchroniser (
Tsyncmax
), plus the time for the longest instruction to complete (
longest instruction is an LDM which loads all the registers including the PC), plus the time for the data abort
entry (
Texc
), plus the time for FIQ entry (
Tfiq
). At the end of this time ARM60 will be executing the
instruction at 0x1C.
Tldm
, the
Tsyncmax
therefore 28 processor cycles. This is just over 1.4 microseconds in a system which uses a continuous 20
MHz processor clock. The maximum IRQ latency calculation is similar, but must allow for the fact that FIQ
has higher priority and could delay entry into the IRQ handling routine for an arbitrary length of time. The
minimum latency for FIQ or IRQ consists of the shortest time the request can take through the synchroniser
(
Tsyncmin
) plus
Tfiq
. This is 4 processor cycles.
is 3 processor cycles,
Tldm
is 20 cycles,
Texc
is 3 cycles, and
Tfiq
is 2 cycles. The total time is
To reduce the interupt latency, Tldm can be reduced by using an option in the complier which splits LDM
instructions so that it will only load or store a user defined number (between 3 and 16) of registers at any
one time.
If this option is used, then the MUL or MLA instruction can potentially become the longest taking up to 17
cycles, depending on the data being manipulated.
3.5 Reset
When the
nRESET
signal goes LOW, ARM60 abandons the executing instruction and then continues to
fetch instructions from incrementing word addresses.
When
nRESET
goes HIGH again, ARM60 does the following:
(1)
Overwrites R14_svc and SPSR_svc by copying the current values of the PC and CPSR into them.
The value of the saved PC and CPSR is not defined.
(2)
Forces M[4:0]=10011 (Supervisor mode) and sets the I and F bits in the CPSR.
(3)
Forces the PC to fetch the next instruction from address 0x00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| P60A | 60W DC-DC Converter P60A-Series |
| P60A12D05P | 60W DC-DC Converter P60A-Series |
| P60A12D12P | 60W DC-DC Converter P60A-Series |
| P60A12D15P | 60W DC-DC Converter P60A-Series |
| P60A12D512P | 60W DC-DC Converter P60A-Series |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| P60ARM-GP1N | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P60ARM-IG | 制造商:ZARLINK 制造商全稱:Zarlink Semiconductor Inc 功能描述:Low power, general purpose 32-bit RISC microprocessor |
| P-60AS/A18 | 功能描述:BATTERY NICAD 2/3A 600MAH W/TAB RoHS:否 類別:電池產(chǎn)品 >> 電池，充電式（蓄電池） 系列:- MSDS 材料安全數(shù)據(jù)表:Nickel Metal Hydride Battery MSDS 標(biāo)準(zhǔn)包裝:1,000 系列:TWICELL 電池化學(xué):鎳金屬氫化物 電池大小:AAA 電壓 - 額定:1.2V 容量:930mAh 尺寸/尺寸:- 端接類型:焊片 放電速率:186mA 標(biāo)準(zhǔn)充電電流:100mA 標(biāo)準(zhǔn)充電時間:16小時 重量:0.029 磅（13.15g） 裝運信息:- 其它名稱:SY153T |
| P60AS302 | 制造商:APEM 功能描述: |
| P60AS632-8C | 制造商:NYLOK 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。