- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224693 > PC87393F-VJG (NATIONAL SEMICONDUCTOR CORP) 100-Pin LPC SuperI/O Devices for Portable Applications PDF資料下載
參數(shù)資料
| 型號： | PC87393F-VJG |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | 100-Pin LPC SuperI/O Devices for Portable Applications |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁數(shù)： | 11/148頁 |
| 文件大?。?/td> | 1733K |
| 代理商： | PC87393F-VJG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁
7.0 X-Bus Extension (Continued)
108
www.national.com
Figure 23. LPC to X-Bus Address Translation: Legacy and Extended Legacy BIOS Ranges
7.3.3
Extended Read/Write Signal Mode
This mode is essential for devices that have separate read and write signals for memory transactions and for I/O transac-
tions. While in this mode, the PC8739x routes I/O read and write signals to XIORD and XIOWR pins, and memory or FWH
read and write signals to XRD and XWR.
If the PC8739x is set to wake-up with the X-Bus signals configured to output pins (using strap pins XCNF2-0), the extended
mode is disabled, and must be re-enabled by the user.
7.3.4
Indirect Memory Read and Write Transaction
I/O mapped registers may be used through an LPC I/O transaction to perform an X-Bus memory transaction. This mecha-
nism uses the following X-Bus module registers:
q
Four Indirect Memory Address registers, XIMA3-XIMA0, representing address bits 31 to 0
q
One Indirect Memory Data register (XIMD), representing data bits 7 to 0
q
Two enable bits, one for each Select Conguration register, XZCNF0[5] and XZCNF1[5].
Following a write to the XIMD register, a memory write cycle appears on the X-Bus using the addresses and data from the
XIMA3-XIMA0 and XIMD registers. Following a read from the XIMD register, a memory read cycle appears on the X-Bus
using the addresses from these same registers. The returned data from the X-Bus cycle is used to finish the LPC I/O read
cycle from XIMD register.
The read or write cycles appear only if one of the Indirect Memory Cycle Enable bits (XZCNF0[5] or XZCNF1[5]) is set. If
both of these bits are set, select 1 is ignored and the transaction takes place according to select 0 settings. All X-Bus cycle
configurations are the same as defined in the X-Bus Select Configuration registers (XZCNF0 and XZCNF1).
7.3.5
Normal Address Mode X-Bus Transactions
The read and write transactions in Normal address mode are similar to those used in the X-Bus or ISA bus. At least two idle
cycles are inserted at the end of each X-Bus transaction cycle (there may be more idle cycles due to the LPC transactions).
Once a read cycle on the LPC falls within the range of any of the enabled decoded address ranges of the X-Bus functional
block, a read cycle begins. A read cycle (Figure 24) starts by outputting the address signals on address signals XA19-0 on
the rising edge of the clock. During this time, the PC8739x does not drive the data bus signals XD7-0. One LPC clock cycle
later, a chip select signal XCS1 or 0 is asserted, based on the address accessed and the select signal mapping. Three clock
cycles later, on the next rising edge of the clock, the XRD signal is asserted (set to 0) indicating that this is a read cycle and
enabling the device being accessed to drive the data bus within 16 clock cycles plus the internally programmed wait state
period. If XRDY use is enabled for this zone, XRDY input value is then checked on the rising edge of the clock, and the trans-
action is extended until XRDY is detected to be high. Four clock cycles later, the input data XD7-0 is sampled on the rising
edge of the clock. One LPC clock cycle later, XRD is de-asserted (set to 1) and one clock cycle later, the transaction is com-
pleted by de-asserting XCS1-0. The address is retained for the duration of two more cycles, after which the address lines
change their values to 0.
LPC Bus Address
FFFFFFFFh
xFFFFFFFh
X-Bus Address
000FFFFFh
xFFE0000h
00000000h
**
*
000F0000h
000EFFFFh
000E0000h
Legacy BIOS
Extended
Legacy BIOS
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC906N | 896 MHz - 940 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PC926N | 928 MHz - 960 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PCA.1D.694.CNAD42Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD42 | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD52Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC87393VJG | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC, SUPER I/O DEVICE, TQFP-100, Logic Device Type:Buffer, Supply Voltage Min:3V, |
| PC87393-VJG | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:100-Pin LPC SuperI/O Devices for Portable Applications |
| PC87410 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PC87410 PCI-IDE Interface Controller |
| PC87410VLK | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PC87413 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。