- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄224693 > PC87393F-VJG (NATIONAL SEMICONDUCTOR CORP) 100-Pin LPC SuperI/O Devices for Portable Applications PDF資料下載
參數(shù)資料
| 型號(hào)： | PC87393F-VJG |
| 廠商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | 100-Pin LPC SuperI/O Devices for Portable Applications |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP100 |
| 封裝： | TQFP-100 |
| 文件頁(yè)數(shù)： | 14/148頁(yè) |
| 文件大?。?/td> | 1733K |
| 代理商： | PC87393F-VJG |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)當(dāng)前第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)
7.0 X-Bus Extension (Continued)
110
www.national.com
Figure 25. Write Access Cycle - Normal Address Mode
7.3.6
Latched Address Mode X-Bus Transactions
The read and write transactions in Latched address mode are similar to those used in Normal address mode, except for how
the addresses are placed on the X-Bus. In this mode, address signals 27-0 are output using the XA signals and via multi-
plexing over the data bus (XD7-0). Latch control signals XSTB2-0 help a system capture these signals. The XSTB2-0 signals
are placed as long as the address signal are valid (until the end of a transaction).
Once a read cycle on the LPC falls within the range of any of the enabled X-Bus decoded address ranges, a read cycle
begins. A read cycle starts by outputting the lower twenty address signals on address signals XA19-0, and address signals
27-20 on data signals XD7-0, on the rising edge of the clock. Two clock cycles later, a strobe signal (XSTB2) is asserted to
latch the information on an external latch. Two clock cycles later, a second set of address signals, 19-12, is placed on data
pins XD7-0. These may be latched using the strobe signal XSTRB1 output two cycles later on the rising edge of the clock.
Two clock cycles later, the last group of address signals, 11-4, is output on data signals XD7-0. The XSTRB0 output two
cycles later, on the rising edge of the clock, may be used to latch this part of the address. Two cycles later on the rising edge
of the clock, the PC8739x stops driving the data bus. At this point, all addresses are available either on the address outputs
of the PC8739x (XA19-0) or in one of the three latches. The system may require only part of these addresses, depending
on the size of the address memory or peripheral space. One clock cycle later, a chip select signal XCS1 or 0 is asserted,
based on the address accessed and the select signal mapping. From this point, the read continues as described for the Nor-
mal address mode. XSTRB2-0 are deasserted when the address becomes invalid.
Once a write cycle on the LPC falls within the range of any of the enabled decoded address ranges of the X-Bus functional
block, a read cycle is started. A write cycle starts by outputting the lower twenty address signals on address signals XA19-
0] and address signals 27- 20 on data signals XD7-0, on the rising edge of the clock. Two clock cycles later, a strobe signal
(XSTB2) is asserted to latch the information on an external latch. Two clock cycles later, a second set of address signals,
19-12, is placed on data pins XD7-0. These may be latched using the strobe signal XSTRB1 output two cycles later on the
rising edge of the clock. Two clock cycles later, the last group of address signals, 11-4, is output on the data signals XD7-0.
The XSTRB0 output, two cycles later on the rising edge of the clock, may be used to latch this part of the address. Two
cycles later on the rising edge of the clock, the PC8739x outputs the data signals on data pins XD7-0 on the rising edge of
the clock. At this point, all the address is available either on the address outputs of the PC8739x (XA[19:0]) or in one of the
three latches. The system may require only part of these addresses, depending on the size of the address memory or pe-
ripheral space. One clock cycle later, chip select signal XCS1 or 0 is asserted, based on the address accessed and the select
signal mapping. From this point, the write continues as described for the Normal address mode. XSTRB2-0 are deasserted
when the address becomes invalid.
CLK
(Internal for Reference)
XD7-0
XA19-0
XCS1-0
XWR
Insert 12+”Programmed Wait States” of 33 MHz clocks here.
All non-clock signals remain the same during this inserted time.
XRD
XRDY
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PC906N | 896 MHz - 940 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PC926N | 928 MHz - 960 MHz YAGI ANTENNA, 10.65 dBi GAIN, 65 deg 3dB BEAMWIDTH |
| PCA.1D.694.CNAD42Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD42 | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
| PCA.1D.694.CNAD52Z | CABLE TERMINATED, FEMALE, RF CONNECTOR, SOCKET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PC87393VJG | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC, SUPER I/O DEVICE, TQFP-100, Logic Device Type:Buffer, Supply Voltage Min:3V, |
| PC87393-VJG | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:100-Pin LPC SuperI/O Devices for Portable Applications |
| PC87410 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:PC87410 PCI-IDE Interface Controller |
| PC87410VLK | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| PC87413 | 制造商:NSC 制造商全稱:National Semiconductor 功能描述:LPC ServerI/O for Servers and Workstations |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。